An Asynchronous Processor Simulator

Tse-Hao Lee, Chang-Jiu Chen Department of Computer Science and Information Engineering, National Chiao Tung University 1001 Ta Hsueh Road, Hsinchu, Taiwan E-mail: {derrick, cjchen}@csie.nctu.edu.tw

Abstract

Asynchronous processors have become a new direction of modern architecture research these years. To compare the improvement of different approaches without designing a real chip, we need a code-based simulator. The SimAsync, an asynchronous processor simulator was developed. The simulator tools are based on SimpleScalar[1], a public simulator of modern microprocessors.

Keywords: SimAsync, SimpleScalar, simulator, and asynchronous

1. Introduction

Asynchronous architecture is a new research topic in computer architecture. There are several asynchronous processor prototypes announced in the past years, but we cannot find any asynchronous processor simulator for the study and research.

There exists some bottleneck in the synchronous designs. As systems grow increasingly large and complex, clock can cause big problems with clock skew. It means a timing delay between several parts of system and may introduce logical error. To avoid clock skew, the clock tree should be placed early and several routing algorithms are needed. It increases the difficult of circuit design and we need more silicon area in the system so that the cost of each die is increased, too. It also leads to more power dissipation and overheating, and this kind of processors won't be suitable for handing devices and mobile computing in the modern applications. However, all of the usual improvements, the clock skew will be more serious.

To overcome such limitations, computer architecture researchers are actively considering asynchronous processor design. Instead of global clock, in an asynchronous architecture, each stage communicates with each other by some protocol. Without global clock, asynchronous architecture can permit modular design, exhibits the average performance of all components rather than worst-case performance of single component, and reduced power dissipation [2].

In the ideal situation, asynchronous processors have the advantages mentioned above. But in real world, asynchronous designs suffer

from poor performance. Some researches figure out that some problems, like branch miss penalty and data dependency, cannot be solved easily in asynchronous environment.

The power dissipation reduction is not as good as expected, neither. Because the additional control logics between each stage also need power, the implementation of control logic should be more refined. On the other hand, reducing the units needed to process the instruction can decrease the power consumption, too. To do these, we need to classify the instruction types and to refine the control protocol. To shut down the functional unit when it will not be used recently is also a possible solution. But we have to design an effective way to control the action of shutting down and waking up.

In this paper, we design an asynchronous processor simulator to provide researchers an open general platform. We believe that through the simulator, more high quality researches can easily be achieved.

In order to studying various architectures of asynchronous processors, we developed a simulator, SimAsync. In next section, we describe some related works about asynchronous processors and SimpleScalar. The design measures are described in section 3. In section 4, we introduce SimAsync architecture. In section 5, the implementation details and verification results are presented. A brief conclusion is provided in section 6.

2. Related Work

In this section, we describe some researches about asynchronous architectures and some proceeding plans of asynchronous processors. SimpleScalar, the basis of SimAsync, is also included. At the last, we talk about the difficult problems of designs of asynchronous processors.

2-1. Micropipelines



Figure 1: Control signal lines and Data wires between two stages in micropipeline.

Sutherland[3] described an architecture named "Micropipelines", which is an event-driven elastic pipeline. Sutherland introduced many event-driven logics and storage elements. Either rising or falling transition of signal is called an event and has the same meaning to circuits. He also announced how event control the actions of the whole pipeline. Data transfer between two stages is using two-phase bundled data interface. First, the sender puts valid data on data wires and then produces a "Request" event. After that, the receiver accepts the data and then produces an "Acknowledge" event. Data must be bundled with the "Request" control line so as to avoid the error occurs. In Figure 1 and Figure 2 the stages exchange data with each other through the protocol.



Figure 2: Two-phase bundled-data communication. Notice that the rising and falling sides of control signals have the same meaning.

It simply figures out how to use protocol to control the pipeline instead of traditional clock. SimAsync can support micropipelines, and it increases ILP.

2-2. Micronets

D. K. Arvind et al. [4] defined a model for decentralising control in asynchronous processor architectures. *Micronets* proposed by them describes how a control unit control distributed functional units and gain the advantage through spatial concurrency in microagents within one stage.



Figure 3: Microagents in the execution unit.

Assume an execution unit in a traditional pipeline. In **Figure 3**, there are three function units in the execution unit: shifter, multiplier and ALU. In **Figure 4**, there are two types of instructions. Instructions of Type A needs only the shifter and the ALU, called *set 1*, to complete their calculation. And instructions of Type B needs them all, called *set 2*.



Figure 4: Two sets of microagents needed by two instructions, respectively.

In traditional clock-driven pipeline, the

clock rate is determined by the slowest stage, usually the execution unit. Other stages which finish their work early have to wait until the slowest stage finish its job. See the *pipeline* part in **Figure 5**, it wastes too much time in waiting under clock-driven pipeline.

In micropipeline, the stages are event-driven, and it never needs a global clock. Each stage finishes its job and then starts next job as early as possible. Sometimes a stage needs to wait until the FIFOs have empty slots. See the *micropipeline* part in **Figure 5**, however, if the time each stage needs is fixed, the performance will be limited by the slowest stage, too.



Figure 5: Time diagram of pipeline, micropipeline and micronet. Assume that each type of microagent has only one unit.

Microagents, announced in micronets, mean that each function unit in each stage can communicate with other function unit. Instructions do not have to waste time in microagents they don't need. So when Type A instructions are executed, they only need set 1 function units in execution unit. Similarly, Type B instructions need set 2 only. Control unit simply keeps the occupancy of each microagent and issues next instruction when its microagents are all free. In micronets, we will gain the benefit from multiple function units. In this case, if we have two shifters and two ALUs, we can issue Type A instructions without waiting. See the *micronet* part in **Figure 5**, it is the mean to improve ILP in asynchronous architectures.

This release of SimAsync can't support micronet but we support multiple function units. **2-3.** AMULET [5, 6, 7, 8, 9]

AMULET, developed in the University of Manchester, actually is the most famous plan of implementation of asynchronous ARM architectures. The first release of AMULET is announced in 1994. This release proved the possibility to design an asynchronous processor. And this design method indeed provides the advantage that it can be implemented modularly.

On the other hand, AMULET 1 was suffered from the poor performance. Compared with the similar synchronous design, ARM 6, AMULET 1 needs more transistors and completes the benchmark programs slower and the worst, consumes more power. After some reasonable analysis, they believed that data dependency is the major part to influence the performance. In AMULET 1, when data dependency occurs, they simply stall the register access through locking the destination register. The locking mechanism offered nothing to improve performance. To attain better operation ability, we need some algorithms like result forwarding to solve the data dependency. It is nature in synchronous designs but hard in asynchronous environment. Many related researches are still in progress. This is one of the reasons we want to design an asynchronous processor simulator. If we simulate the design before implementing, we can realize that locking mechanism is not suitable for asynchronous designs, and we can save the efforts.

To reduce the gate count, AMULET 1 research group have to improve latch circuits and change the communication protocol to four-phase bundled-data communication can be helpful to simplify the design. **Figure 6** shows timing diagram of this design.



Figure 6: Four-phase data-bundled communication used by AMULET 2. Notice that we need to restore the centrol signals to the steady state after data transfer.

After these improvements, AMULET 2 indeed achieved the similar performance level of synchronous designs. To compare with ARM 810, using the same CMOS process, AMULET 2 has better power efficiency. The latest version of AMULET is release 3.

2-4. SimpleScalar

SimpleScalar[1] is a simulation tool set that offers both detailed and high-performance simulation of modern microporcessors. It is based on MIPS-IV architecture, written in C language, and supports most platforms (Linux/Win32/Unix/FreeBSD/....).

SimpleScaler defines its own instruction set. The tool set also provide debugger, compiler, and pipeline status recorder. There are five execution-driven processor simulators in the tool set. Range from an extremely fast functional simulator to detailed, out-of-order issue, superscalar processor simulator that supports non-blocking caches and speculative execution. It is a load/store and two-source architecture. Only load/store instructions can access memory directly and there are at most two source operands for each instruction. It also defines both little-endian and big-endian versions of the architecture, so researchers can use the version that matches the endianess of any given host machine.

2-5. Arduous Problems of Asynchronous Processors Designs

In this section, we will discuss some difficult problems in asynchronous systems. Some of them have a general solution, and others still need better solutions.

2-5-1. Branching [2]

Whether asynchronous or not, processors can reduce the branch penalty by one of five techniques: locking the pipeline, predict not-taken, predict taken, a branch prediction algorithm, or delay slots.

To flush the mis-prefetch instructions is easy in synchronous processors, because the branch delay is fixed and known. However, in asynchronous processors, we have no idea about how many instructions fetched after the branch since the fetch unit fetch as many instruction as it could before the mis-prediction.

One technique to solve the problem is to bundle a "color-bit" with each fetched instruction. All instructions have the same color until a branch encountered. At this point, the color changed and successive instructions have the different color. When mis -prediction is happened, the instructions which that have the wrong color are simply moved from the pipeline such that we will not commit the mis -prefetched instructions.

In our simulator, we simply flush all instructions succeed the mis-predicted branch. **2-5-2. Exception or Interrupt Handling [2]**

Hardware interrupts occur at random with internal control operations of the processors. Therefore, a metastability problem will be happened. In synchronous processors, the metastability is nearly eliminated through a series of flip-flops that the global clock regulates. However, the metastability is still never entirely eliminated from synchronous systems and the possibility increases with the clock frequency.

In asynchronous processors, the metastablity may be worse because there is no global clock to synchronize each functional unit [9]. We cannot know precise status of each functional unit when a hardware interrupt happened. What is lucky is that the nature of the asynchronous designs is easy to handle the interrupt processing mechanism. More design issues should be concerned as considering the interrupt handling.

We don't support the exception handling in this release of our simulator.

2-5-3. Data Forwarding

As we know, the register locking mechanism cannot make the performance better.

We need some procedures like data forwarding to reduce the time to wait until the source data available. Naturally, data forwarding have to compare the destination register in the commit stage and the source registers in the decode stage. If the names are the same, data can be forwarded to the decode stage. However, "comparison" means that synchronization is needed between the two stages. It will increase the complexity of pipeline controls. Other algorithms, like scoreboard and reorder buffer, may be work. We still need to consider the complexity of algorithms. the implementation More investigations are needed to improve the solution.

In SimAsync, we try to solve this problem with a reorder buffer. This trial is just to provide a method and to implement it needs more analysis.

2-5-4. Communication with Off-chip Memory

In synchronous systems, there is a global clock inside the core chip. Thus communication with off-chip memory is straightforward through a frequency divider. In asynchronous systems, arbitration or synchronization is needed to communicate with the off-chip memory with a fixed frequency. Synchronization means that the faster unit must slow down to wait the slower unit. It is clear that synchronization is not an efficient solution since it will influence the performance. However, arbitration is not always reliable so that many mechanisms need to be implemented to make sure that the failure is rarely to happen. To design an arbiter whose probability of failure is enough low to be unimportant will be a hot issue.

We ignore this problem when implement our simulator.

3. Design of the Simulator

In Figure 7, the expected architecture is shown.



the memory hierarchy.

As a general architecture, we design a pipeline structure, except that communications between stages are event-driven instead of clock-driven.



Figure 8: The tool set of a simulator. The shadowed ones are those we r to complement to run the test programs.

The Simulator itself is simply compiled by a normal compiler (for example, gcc). The tool set needed to run benchmark is shown in **Figure** 8, indicated by shadow. The inputs of the loader are the executable file and the test program input. A configuration of the simulator is provided. And the simulator should produce some readable, reasonable results.

In order to make the simulator easy to use, some other tools are needed. For example, we can dump the status of each stage at any designate time. We can make sure that we process the instructions exactly correct.

In our simulator, we can simulate the execution time, but simulation of power dissipation is not supported.

3-1. Architected Parameters

The simulator should provide some flexibility. To make the researchers make their own simulators more easily, some parameters of the architecture can be adjusted in our design.

We hope the architected parameters can be written in a configuration file with some formats defined in advance.

The architected parameters should have default values. A parameter will equals to its default value when it is absent from the configuration file. The configuration also can be dumped into a file after simulation to be a log.

3-2. A Suitable Base

An asynchronous processor simulator as we expect is hardly to implement, so that we try to find a suitable simulator as a base. Amulet has its own simulation tool, indeed. But that one is in circuit level but not in behavior level.

ARM also provide a code-based simulator in its develop kit, called ARMulator. But we cannot get it.

SimpleScalar [1], developed by University of Wisconsin-Madison, is a free tool set for synchronous processor simulation. It is based on MIPS-IV architecture and flexible in most of its structure. It also provides a complete tool set and is well documented. Although it mainly simulates the synchronous processors, with some modifications we can fit it for the asynchronous design. In order to reduce the effort of

development, we use SimpleScalar as a base and rewrite it to be an asynchronous processor simulator.

We can focus on the simulator itself rather than other tools. To reach our goal, firstly, we need design a method to measure the simulation time. Although SimpleScalar's target machine is synchronous, we can consider the timestamps carefully such that it seems to be asynchronous. Secondly, we should add some architected parameters so that we can measure the more precise time. Finally, we should run some benchmarks to make sure that it really works.

4. Architecture of the Simulator

In this section, we will introduce the architecture of the asynchronous processor simulator. A detailed diagram of the architecture will be listed at the end of this section.

4-1. Overview of SimAsync Architecture

The SimAsync architecture is derived from the SimpleScalar architecture. Their instruction set architectures are all based on MIPS-IV ISA and are a superset of MIPS with several notable differences and additions [1]. First, there are no architected delay slots. Secondly, loads and stores support two addressing modes for all data types in addition to those found in the MIPS architecture. These are indexed (register + register) and auto-increment/decrement. Third, there is a square-root instruction implements both single and double precision floating point square roots. Finally, the instruction encoding uses 64-bit extended encoding.



Figure 9: Three instruction formats that SimAsyne supports.

Three instruction formats are supported. They are register, immediate, and jump formats. (see **Figure 9**)

Like traditional pipelines, instructions are fetched by fetch unit, decoded and dispatched in dispatch unit, evaluated in execute unit, and then retired in commit unit.

Figure 10 describes the overview of SimAsync architecture. It looks like the general structure of synchronous processor, but we know that the communications are using protocols instead of clocks. The details of each unit will be discussed in following sections.



"Store" operation. And the communications between stages are using protocols instead of global clock.

4-2. Memory Hierarchy



Figure 11: Memory hierarchy in SimAsyne architecture. The whole hierarchy can be adjusted by setting parameters in the configuration file.

The details of SimAsync memory hierarchy are described in **Figure 11**[1]. The architecture of cache system and TLBs are adjustable. The characteristics can be adjusted by changing parameters just meets our expectancy.

4-3. Fetch Unit



Figure 12: The fetch unit in SimAsync architecture. The size of instruction fetch queue is varied with the parameter.

The details of fetch stage are shown in **Figure 12**. The main job of the fetch unit is to fetch instructions from instruction cache. The instruction address is determined by program count (PC, its initial value is determined by the loader). The fetch width is an architected parameter. It is determined by the product of the decode width of the dispatch stage and the speed of front-end of machine relative to execution core. The cycle time of the fetch unit is adjustable, too. If a cache miss is happened, no matter a pure cache miss or a TLB page fault, the fetch unit will end its job and stall until the miss solved.

In order to reduce the control penalty, we

need a branch predictor. If mis-prediction is happened, or any statistics are needed, the status of branch predictor will be updated in the commit stage. The default branch predict algorithm is to predict non-taken.

After the instructions are fetched, they are stored in the instruction fetch queue, which will be accessed by the dispatch unit afterward. Its size is also adjustable.

4-4. Dispatch Unit



Figure 13: The dispatch unit in SimAsync architecture. We will save the information of data dependency in the register update unit and load/store queue.

Figure 13 shows the details of the dispatch stage. Before being executed, the instructions have to be decoded. The dispatch unit decodes the instructions, request register value from register bank and then saves the decoded instructions into buffer.

The decoder receives an instruction from instruction fetch queue, decodes the instruction and then requests the register values needed from register bank. Whenever input data dependency is solved or not, the decoded instruction will be send into the register update unit (RUU) with the information of data dependency. The decoder also records the output dependency of the instruction in a rename table.

The decode width is an architected parameter. The cycle time of the dispatch unit can be adjusted, too. Of course, the size of RUU and LSQ are also architected parameters.

The structure of each RUU element is described in **Figure 14**. And the structure of each LSQ is show in **Figure 15**.



4-5. Issue Unit



Figure 16: The issue unit in SimAsync architecture. The number of each resource type can be set by configuration, at least one.

The main function of the issue unit is to execute instructions. The details of the issue unit are shown in **Figure 16**. The scheduler receives decoded instructions from RUU and LSQ, checks the data dependency is solved or not. If the data dependency is already solved, the scheduler put the instruction into the ready queue for the next step. If the in-order issue simulator is used, and the data dependency has not been solved, the issue stage will end its job and try to issue the hazard instruction next time. If the out-order issue simulator is used, the hazard instruction will be inserted back into the RUU / LSQ, and then the scheduler will check the next instruction continuously.

After scheduling, the issue unit gets those ready instructions from the ready queue. The issue unit request the functional unit needed by the instruction. The issue width, the number and latency of each functional unit type can be adjusted by the architected parameters. And keep in mind that the latency of floating point units is usually one hundred times of the latency of integer units.

4-6. Commit Unit



The final stage—the commit stage—is described in **Figure 17**. First, the completed instructions are received from the event queue. The commit unit writes the result back to the register bank, including the value load from memory. If a branch mis -prediction is encountered, the commit unit will send the correct PC value to the fetch unit to fix the program flow, and then update the branch predictor status. The commit unit also refreshes the rename table to make certain data dependency solved. Store instruction is processing in this stage, too. The stored value is sent to memory at this moment.

After that, the valid, completed instructions will be committed. The commit unit will commit these changes in register bank and memory system. If there are invalid instructions (for example, wrong pre-fetch instructions), the commit unit retires these instructions directly without change the machine status. After the instructions are committed, the occupied RUU / LSQ element will be free.

The commit unit will also free the functional units which that complete their job. The commit width is another architected parameter.

The overall detailed architecture is shown in **Figure 18**. Each stage is indicated by a dotted square with its name. Although the SimpleScalar architecture is not totally the same as our design, it reduces our develop effort very much and the differences can be accepted.



5. Implementation and Verification

Results

In this section, we will discuss the details of implementation of the simulators and provide some verification results.

5-1 Measure the Execution Time

A simulator should be able to provide the information of execution time. We need to consider how to measure the execution time. In order to carry it out, we explain the measuring rules step by step.



the buffers between each stage. Before action, the stage will fetch information from the buffer, and when it finish its job, it will insert information into the successive buffer.

As we mentioned before, the architecture simply divide in to four stages. They are Fetch, Dispatch, Issue, and Commit. Assume one cycle spends one nero-second (ns). We keep track of the timestamp of each stage and the initial values of them are all zero. We check every stage per event in reverse order to vanish the inter-stage synchronization. The reverse order can help us to reduce some design effort. If some stage finishes its work, its timestamp will be increased of its processing time.

Figure 19 describes the normal case. The number inside each processing segment indicates the order of timestamp 's changes. Notice that we may change the timestamp more than once per check. It is nature that each stage should act as many times as it could. We can reduce the inaccuracy through this way. The white arrow indicates a delay is happened and we explain it in the next section.

Sometimes the timestamps can be increased normally, because in nature the stages have to stall until they can work. There are several cases that the timestamp have to be stalled.



Figure 20: The stage cannot be active since the prior queue is empty. After the prior stage produces results, the current stage can continue its job.

Figure 20 shows the first case. Assume there is a stage with prior and successive queues, which used to be a buffer. When the prior queue is empty, no matter what status the successive queue is, the current stage has nothing to do. Thus the current stage will stall and must wait until the prior stage produces some new inputs into the prior queue. With the new inputs, the current stage has new job to do. In this case, the timestamp of the current stage will be set as the timestamp after the prior stage produces results. Recall Figure 19, we see that the queues are all empty initially and the timestamps of back-end stages are set as the time that the prior stage completes its work. The timestamps setting is

shown in Figure 21.



Another case is described in **Figure 22**. When the successive queue of the current stage is full, no matter what status the prior queue is, the current stage will stall. Because there is no empty slot for new output to insert. The current stage will stall until there is an empty space in the successive queue, that means the next stage consume the data in the successive queue. In this case, the current stage must wait until the next stage done its job and keeps on work afterwards. In this case, the timestamp of the current stage will be set as the timestamp after the successive stage consume something from queue.



Figure 22: The stage cannot be active since the successive queue is full. The stage can continue its job after the successive stage consumes some data from the successive queue.



See **Figure 23**, the dotted white double arrow shows that the fetch stage is stall at the third check. And when the fourth, the dispatch stage produces empty slots in the buffer and then set the timestamp of the fetch stage. Afterwards, the fetch stage can continue its job.

There are still other cases that the timestamp has to stall. The usual processing time of the fetch stage is determined by the hit time of the level one cache, but it has to stall when a cache miss is happened. The fetch stage will stall until the cache miss recover. This case is happened in the issue stage and the commit stage, too. When a mis -prediction branch is committed, there is something to do. As **Figure 24** describes, we have to reset the timestamp of the fetch stage to the end of the commit stage. It indicates that the new PC changes the program flow and the fetch stage begins to fetch the correct instructions. The dotted white double arrow in **Figure 24** describes the correction we do.



We have developed several major rules

about measuring the execution time. Besides, there are still some details need attention. Firstly, we recall that the processing time of each stage can be adjusted by configuration. In our simulation, the processing time of the dispatch stage is fixed. But others are varied with the situations the stages meet. In the fetch stage, as we mentioned, the processing time equals to the level one cache hit time usually. But sometimes, when a cache miss or a page fault is happened, it will be equal to the cache miss time or the TLB miss time. In the issue stage, if there are still empty function units, the processing time will be the processing time of the issue stage. Figure 25 describes this situation. The processing time of the issue stage is a composite of the issue time and the functional unit latency. The issue time is indicated by a straight line and the functional unit is indicated by a dotted line. We can issue next instruction after the issue time passes. However, when there is no free function unit for the next instruction, the processing time will be the earliest finish time the specific type of function units. In the commit stage, because it processes the store instruction, it needs to consider the miss recovering time, too. When no miss is happened, the processing time of the commit stage will be the time the commit processing needs.



Figure 25: Issue instructions as early as it could.

We also keep the timestamp within each individual instruction. This timestamp is used as double check. We can sure that each stage only processes an instruction when it is ready. See the commit stage in **Figure 25**, the commit stage commit executed instructions only when they are ready at that time.

Since we can set all the architected parameter of processing time, we can get more precise simulation results through set the more practical parameters. According to consider each timestamp carefully, we can get the reasonable results.

5-2. Count the Data Dependency

In order to study how serious the data dependency will be. We also keep track of the number of dependency. As we mentioned before, there is a scoreboard to keep the status of the register bank. It records which instruction will attempt to modify the specific register. Before the issue unit issues an instruction, it checks the scoreboard first. If all source registers of the current instruction are ready, there is no data dependency. But if some of the sources are recorded as "lock", it means that some previous instruction needs to modified it do not complete its job. In this case, the number of locked instruction will be increased. If the simulator is in in order issue mode, the current instruction cannot be issued until the data dependency is solved.

5-3. Benchmark

Table 1 is the list of the benchmarks weused in our paper. And **Table 2** is thecharacteristic of these benchmarks.

Benchmark				
Application	Description			
124.m88ksim	A chip simulator for the Motorola 88100 microprocessor			
126.gec	Based on the GNU C compiler version 2.5.3			
129.compress	A in-memory version of the common UNIX utility			
130.ijpeg	Image compression/decompression on in-memory images			
134.perl	An interpreter for the Perl language			
Table 1: SPEC	95 benchmarks			

Benchmark				
Benchmark	Input	Instruction number		
124.m88ksim	ctl.raw	47851222		
126.gcc	cccp.i	263747060		
129.compress	test.in	35683423		
130.ijpeg	scrabbl, in	40481671		
134.perl	penguin.ppm	602138497		

Table 2: Characteristics of the benchmarks

5-4. Simulator Settings

Before running the benchmarks, we have to decide all architected parameters. We set our simulator into three modes, they are in-order issue, out-of-order issue, and multiple function units (MFU). As the simulator is in in-order issue mode, it cannot issue the next instruction when the current instruction suffers from data dependency. We can get information about how serious the data dependency is through the in-order issue mode. In the out-of-order issue mode, the next instruction can be issued whether the current instruction is 'locked' or not. Of course, the instructions are committed in order. We 'hide' the delay of data dependency with the out-of-order issue mechanism. We hope to consider if it is worth to solve the problem with the mechanism. Usually, to use multiple function units is the popular way to improve the performance of the processors. We simply increase the number of function units of the issue stage to see if the MFU can improve the performance of the asynchronous processors.

We will list the different architected parameters of the three modes (**Table 3**) and following is the common parameters (**Table 4**).

Parameter namos	Description	in-order issue	out-of-order issue	MFU
issue : inorder	run pipeline with in-order issue	TRUE	FALSE	FALSE
res : ialu	total number of integer ALU's available	t) is	1	4
res : imult	total number of integer multiplicr/dividers available	L.	1	2
res : memport	total number of memory system ports available (to CPU)	2	2	4
res : tpalu	total number of floating point ALU(available	L'	1	2
res : tirmult	total number of floating point multiplier/dividers available	L.	1	1

Table 3: The different parameters of the three running mod

finth : finth unit time (in cycle) 1 decode : dimo decode unit time (in cycle) 2 sase : itime issue unit time (in cycle) 2 commit : ctime commit unit time (in cycle) 2 net : itime integer ALU time (in cycle) 2 net : itimitime integer ALU time (in cycle) 2 Res : ipinitime floating point ALU time (in cycle) 18 Res : ipinitime floating point multipleridividers time (in cycle) 1800 feach : mplar coas branch misperofician latency 1 feach : mplar coas branch misperofician latency 1 feach : mplar coas branch misperofician latency 4 coasta : width instruction decode B-W (insts/cycle) 4 faut : size regime update unit (RUU) size 15 ing : size fondorsore queue (ISQ) size 8 bprod branch profictor type nottaken cache : dll 1 data cache config dl1 : 128 : 32 cache : dll 1 data cache config dl2 : 1624 : 64 cache : dll	Parameter names	Description	value
$\begin{array}{ccc} decode: diried decode unit time (in cycle) & 2 \\ since : introe issue unit time when issue nothing (in cycle) & 2 \\ commit : ctime commit unit time (in cycle) & 2 \\ not interime imager ALU time (in cycle) & 2 \\ Res : imilitine imager multiplicridividers time (in cycle) & 18 \\ Res : ignutime floating point ALU time (in cycle) & 200 \\ res : ignutime floating point autiplicridividers time (in cycle) & 1800 \\ feach : inplat issue and misoproficition latency & 1 \\ feach : nplat issue and misoproficition latency & 1 \\ feach : speed issue of the order B-W (insts/cycle) & 4 \\ commit : width instruction decode B-W (insts/cycle) & 4 \\ commit : width instruction decode B-W (insts/cycle) & 4 \\ forth : speed issue issue B-W (insts/cycle) & 4 \\ forth : speed issue issue and (RUU) size & 16 \\ log : size issue instruction fetch queue size (in insts) & 4 \\ run : size regime update unit (RUU) size & 16 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent rescent and rescent regime (In Cycle) & 1 \\ log : size issue issue and rescent rescent and rescent rescent is a mentary screets - chaines - sames - s$	fetch : ftime	fetch unit time (in cycle)	1
issue : introc issue unit time when issue nothing (in cycle) 2 commit : ctime commit unit time (in cycle) 2 isst : inflitting integer ALU time (in cycle) 1 Res : inflitting integer multiplicit/is/des time (in cycle) 18 Res : inflitting integer multiplicit/is/des time (in cycle) 180 Res : inflitting finding point multiplicit/is/des time (in cycle) 1800 feach : mplar finding point multiplicit/is/des time (in cycle) 1800 feach : mplar cata branch mis-prediction latency 1 feach : stadh instruction decode B/W (insts/cycle) 4 feach : ifgins instruction feach queue size (in insts) 4 fran : size register update unit (RUU) size 16 lag : sizz load/store queue (LSQ) size 8 lprod branch predictor type nottakern cache : dIII 11 data cache hit lotency (in cycle) 11 cache : dIII 11 data cache hit lotency (in cycle) 11 cache : dIII 11 data cache hit lotency (in cycle) 11 cache : dIII 11 data cache hit lotency (in cycle) 12 : 1024 : 64	decode : dtime	decode unit time (in cycle)	2
commit : etime commit unit turne (in cycle) 2 no:::initions integer ALU time (in cycle) 1 Res :::initime integer ALU time (in cycle) 18 Res :::initime floating point ALU time (in cycle) 200 res :::initime floating point multiple:/dividers time (in cycle) 200 res ::::::::::::::::::::::::::::::::::::	issue : itime	issue anit time when issue nothing (in cycle)	2
net tatume integer ALU time (in cycle) 1 Res : insultime integer multiplier/dividers time (in cycle) 200 res : fpatatime floating point stuftplier/dividers time (in cycle) 200 res : fpatatime floating point stuftplier/dividers time (in cycle) 200 res : fpatatime floating point stuftplier/dividers time (in cycle) 10 float, in updat cons branch mis-prediction latency 1 float, is updat cons branch mis-prediction latency 1 float, is updat speed of front-end of mache relative to execution core 2 decode : width instruction assee BW (insts/cycle) 4 contract : width instruction commit BW (insts/cycle) 4 finu : size register update unit (RUU) size 16 run : size register update unit (RUU) size 16 run : size register update unit (RUU) size 16 run : size register update unit (RUU) size 16 run : size register update unit (RUU) size 16 run : size register update unit (RUU) size 16 run : size	commit : ctime	commit unit time (in cycle)	2
Res : insultime imager multiplier/dividers time (in cycle) 18 Res : fpilutime floating point multiplier/dividers time (in cycle) 200 res : fpinultime floating point multiplier/dividers time (in cycle) 200 fach : mplat cota branch mis-prediction latency 1 decode : width instruction decode B/W (insts/cycle) 4 contract : width instruction commit B/W (insts/cycle) 4 fach : ifquize instruction commit B/W (insts/cycle) 6 fach : aller accho comfig dill : 1128 : 32 : cache : dll il data cacho comfig cac	res: idatine	integer ALU time (in cycle)	2
Res : (palatime floating point ALU time (in cycle) 200 res : (printimice/floating point multiple/dividers time (in cycle) 1800 feach : mplat ceta branch misspecificitin latency 1 feach : mplat ceta branch misspecificitin latency 1 feach : speed speed of front-end of mache relative to execution core 2 decode : width instruction decode B/W (insts/cycle) 4 issue : width instruction commit B/W (insts/cycle) 4 commt : width instruction field quote size (in insts) 4 nu : size register update unit (B/U) size 15 laq : size forably register update unit (B/U) size 16 nu : size register update unit (B/U) size 16 laq : size forably register type nottaken cache : d11 11 data cache thit lobracy (in cycle) 1 cache : d12 12 data cache thit lobracy (in cycle) 1 cache : d11 11 mitsruction cache config 41 cache : d12 11 instruction cache config 41 cache : d11 11 instruction cache config 11	Res : imulttime	integer multiplier dividers time (in cycle)	18
res : fjimultime/floating point multiples/divides time (in cycle) 1800 fields : mplat cota branch mis-prodiction futency 1 fields : speed of front-end of mache relative to execution core 2 decode : width instruction decode B/W (inste/cycle) 6 issue : width instruction issue B/W (inste/cycle) 6 issue : width instruction issue B/W (inste/cycle) 6 fields : idgues instruction for provide isso (in inste) 6 issue : width instruction source B/W (inste/cycle) 6 fields : idgues instruction for provide isso (in inste) 7 rus : size register update unit (BUU) size 15 lsq : size instruction for prove (LSQ) size 8 hprod branch prodictor type nottaken cicles : dl1 11 data cache to its (in cycle) 1 cicles : dl2 12 data cache hit lottery (in cycle) 1 cicles : dl2 2 data cache hit lottery (in cycle) 1 cicles : dl2 11 data cache config (caume> <nsets> <hisize> <asooc> <eepl>) 1 cicles : dl2 11 data cache hit lottery (in cycle) 6 cicles : dl1 11 instruction cache config (caume> <nsets> <hisize> <asooc> <eepl>) 1 cicles : dl2 12 data cache hit lottery (in cycle) 6 cicles : dl1 11 instruction cache config (caume> <nsets> <hisize> <asooc> <eepl>) 1 cicles : dl2 12 instruction cache config (caume> <nsets> <hisize> <asooc> <eepl>) 1 cicles : dl1 11 instruction cache config cicles : dl1 11 instruction cache config cicles : dl2 12 instruction cache config cicles : dl2 12 instruction cache config cicles : dl1 11 instruction cache config cicles : dl2 12 instruction cache config cicles : dl3 11 instruction cache config cicles : dl4 11 instruction cache con</eepl></asooc></hisize></nsets></eepl></asooc></hisize></nsets></eepl></asooc></hisize></nsets></eepl></asooc></hisize></nsets>	Res : fpalutime	floating point ALU time (in cycle)	200
fields : mplat	res : fprudtime	floating point multiplier/dividers time (in cycle)	1800
Bitch : speed speed of front-end of mache relative to execution core 2 decode : width instruction decode B/W (insts/cycle) 4 issue : width instruction decode B/W (insts/cycle) 4 counnt : width instruction commit B/W (insts/cycle) 4 find: : idgues instruction fetch quote size (in insts) 4 nu : size register update unit (B/U) size 15 log : size ioad/wore quote (LSQ) size 8 hyrod branch profic to type nottaken (actor : dll 11 data cache config dll : 128 : 32 (actor : dll 11 data cache fill kency (in cycle) 1 (actor : dll 12 data cache hil kency (in cycle) 1 (actor : dll at 12 data cache hil kency (in cycle) 6 11 instruction cache config (cache : dll at 12 data cache hil kency (in cycle) 6 11 instruction cache config (cache : dll at 11 instruction cache config dll : 512 : 32 : 12 : 1624 : 64 (cache : dll at 12 instruction cache config dll : 512 : 32 : 12 : (cache : dll at 11 instruction cache config dll : 512 : 32 : 12 :	fetch ; mplat	extra branch mis-prediction latency	1
decode : width instruction decode B/W (insts/cycle) 1 issue : width instruction issue B/W (insts/cycle) 4 constant : width instruction constit B/W (insts/cycle) 4 fords : ifogue instruction forth quote size (in insts) 4 issue : register update unit (RUU) size 16 log : size ioadhore quote (ISQ) size 8 log : size ioadhore quote (ISQ) ioadhore quote (III 128 : 32 cuche : d12 ioadhore quote (III size <a aune="" href="https://www.sizes/si</td><td>fetch : speed</td><td>speed of front-end of mache relative to execution core</td><td>2</td></tr><tr><td>since : width instruction issue B/W (insts/cycle) 4
continit : width instruction commit B/W (insts/cycle) 4
fields : identical instruction fetch queue size (in insts) 4
fields : identical instruction fetch queue size (in insts) 4
fields : identical instruction fetch queue size (in insts) 4
fields : identical instruction fetch queue size (in insts) 4
fields : identical instruction fetch queue size (in insts) 4
fields : identical instruction gene (LSQ) size 15
hyped branch predictor type nottaken
(active : dll 11 data cache config
(cames <-needs-
 cache : dll1at 11 data cache hit latency (in cycle) 1
cache : dll1at 11 data cache hit latency (in cycle) 1
cache : dll1at 12 data cache hit latency (in cycle) 5
cache : dll1at 12 data cache hit latency (in cycle) 6
cache : dll1at 12 data cache hit latency (in cycle) 6
cache : dll1at 11 instruction cache config
(sumes <-needs <-latency <-needs) <-needs > cache : dll1at 11 instruction cache config
(sumes <-needs <-latency (in cycle) 1
cache : dll1at 11 instruction cache config dll
cache : dll1at 12 instruction cache config dll
cache : dll1at 118 config dll 15 : 4096
fb : dlb diat 11.8 config dll 15 : 4096
(same <-meets <-quize <-case <-seple) dll : 15 : 2409
dil : 32 : 409</td><td>decode : width</td><td>instruction decode B/W (insts/cycle)</td><td>4</td></tr><tr><td>control : width instruction commit BW (insts/cycle) 4
firsts : width instruction fields queue size (in insts) 4
fun : size register update unit (RUU) size 16
sq : size outwork queue (LSQ) size 8
hprod branch profictor type nottlien
cuche : d11 11 data cache config
(caunes < nests < basises < assocs < asple) 11
cuche : d12 2 data cache config
(saunes < nests < basises < assocs < asple) 41
cuche : d12 2 data cache ini latency (in cycle) 1
cuche : d12 2 data cache config
(saunes < nests < basises < assocs < asple) 41
cuche : d12 11 attrauction cache config
(saunes < nests < basises < assocs < asple) 41
cuche : d12 11 instruction cache config
(saunes < nests < basises < assocs < asple) 41
cuche : d12 11 instruction cache config
(saunes < nests < basises < assocs < asple) 41
cuche : d12 11 instruction cache config
(saunes < nests < basises < assocs < asple) 41
cuche : d12 12 instruction cache config
cuche : d12 12 instruction cache config
cuche : d12 12 instruction cache config d12
cuche : d12 12 instruction cache config d12
cuche : d12 12 instruction cache config d12
cuche : d13 11 mentory access latency ((in cycle) 1
cuche : d14 mentory access latency ((in cycle) 5
ment : widh mentory access latency ((in cycle) 5
ment : widh mentory access latency < assocs < asple) 31
d15 : d15 menterion TLB config
(saunes < nests < quize < cassocs < asple) 31
d15 : d15 data TLB config
(saunes < nests < quize < cassocs < asple) 41
d15 : 32 : 409
(saunes < nests < quize < cassocs < asple) 41
d15 : 32 : 409
(saunes < nests < quize < cassocs < asple) 41
d15 : 32 : 409
(saunes < nests < quize < cassocs < asple) 41
d15 : 32 : 409
(saunes < nests < quize < cassocs < asple) 41
d15 : 32 : 409</td><td>issue : width</td><td>instruction issue B/W (insts/cycle)</td><td>4</td></tr><tr><td>firsh : idepted instruction facts quote size (in mosts) 4 nu : size register update unit (RUU) size 15 lsq : size forabitore queue (LSQ) size 8 hprod branch peoficier type nottaken cache : d11 11 data cache config d11 ;128 : 32 : cache : d11ai 11 data cache thit koncy (in cycle) 1 cache : d11ai 1 data cache thit koncy (in cycle) 1 cache : d12ai 12 data cache thit koncy (in cycle) 1 cache : d12ai 12 data cache thit koncy (in cycle) 6 cache : d12ai 12 data cache config n1 : 512 : 32 : cache : d11ai 11 instruction cache config n1 : 512 : 32 : cache : d11ai 11 instruction cache config n1 : 512 : 32 : cache : d11ai 11 instruction cache config d1 cache : d12ai 12 instruction cache config d1 cache : d12ai 12 instruction cache hit latency (in cycle) 1 cache : d12ai 12 instruction cache hit latency (in cycle) 6 men : lat memory accesis latency (in cycle) 6</td><td>commit : width</td><td>instruction commit B/W (insts/cycle)</td><td>4</td></tr><tr><td>run : size register update unit (RUU) size 16
lsq : size to additione queue (LSQ) size 8
hprod branch prodictor type nottaken
cache : d11 11 data cache config
(*came> <nseti>
</td><td>fotch : ifqsaze</td><td>instruction fetch queue size (in insts)</td><td>4</td></tr><tr><td>bq:sizz load/wore queue (LSQ) size 8 hprod branch predictor type nottiken cache : dll 11 data cache config
(caume> <ache > datase> <ashe > <ashe ></td><td>rus : size</td><td>register update unit (RUU) size</td><td>16</td></tr><tr><td>hpred branch prodictor type nottiken
suche : dl1 11 data sache config
(saame> staets>
 sasote> sasote> septi>) dl1 ; 128 : 32 :
sache : dl1iat 11 data sache bit løtney (in cycle) 1
 suche : dl2 12 data sache config (saame> staets>
 sasote> sasote> septi>) dl2 : 1024 : 64
 cache : dl21at 12 data sache bit løtney (in cycle) 6
 cache : dl21at 12 data sache bit løtney (in cycle) 6
 cache : dl21at 12 data sache bit løtney (in cycle) 1
 sache : dl11at 11 instruction sache config (saame> staets>
 sasote> sasote> septi>) dl1 : 512 : 32 :
 sache : dl21at 12 instruction sache config (saame> staets> chaize> sasote> septi>) dl2 : 512 : 32 :
 sache : dl21at 12 instruction sache config (sacme> staets> chaize> sasote> septi>) dl2
 sache : dl21at 12 instruction sache config (sacme> staets> chaize> sasote> septi>) dl2
 sache : dl21at 12 instruction sache config (sacme> staets> chaize> sasote> septi>) dl2
 sache : dl21at 12 instruction sache config (sacme> staets> chaize> sasote> septi>) dl2
 sache : dl21at 12 instruction sache config (sacme> staets> chaize> sasote> septi>) dl2
 sache : dl21at 12 instruction sache config (sacme> staets> chaize> sasote> sagot>) dl2
 satot= : dl3
 ment : widh mensory access latency (in cycle) 6
 th : inb mensory access bas widh (in bytes) 8
 dl5 : inb mensory sacess > sasote> sagot>> sagot>)
 dl5 : inb fata TLB config (same> staets>
(same> sace> sace> sace)> acql>)
 dl5 : idb fata TLB config (same> staets>
(same> sace> sace> sace)> acql>)
 dl5 : 32 : 409
 (same> staets>
(same> sace> sace> sace)> acql>)</td><td>lsq:sizz</td><td>load/wore queue (LSQ) size</td><td>8</td></tr><tr><td>ciche : dll 11 data eache config
(*aame> <neets>
<hoize> <assoe> <rept>) dll : 128 : 32 : ciche : dlliat 11 data eache thi latency (in cycle) 1 ciche : dll 12 data cache thi latency (in cycle) 1 ciche : dll 12 data cache thi latency (in cycle) 1 ciche : dll 12 data cache thi latency (in cycle) 6 ciche : dll 11 instruction cache config
(same> <neets> <hi>sasse> <nept>) 6 ciche : dll 11 instruction cache config
(same> <neets> <hi>sasse> <nept>) 11 : 512 : 32 : ciche : dll 11 instruction cache config
(same> <neets> <hi>sasse> <nept>) 11 : 512 : 32 : ciche : dll 11 instruction cache config
(same> <neets> <hi>sasse> <nept>) 12 : 512 : 32 : ciche : dll 11 instruction cache config
(same> <neets> <hi>swidh (in bytes) 6 mem : lat mentory access latency (Cfirst chuck> <inter chank> 18 2 mem : widh mentory access latency <assoe> <nept>) alb : 16 : 4056 fb : db data TLB config
(same> <neets> <quize> <assoe> <nept>) alb : 15 : 4056 fb : db data TLB config
(same> <neets> <quize> <assoe> <nept>) alb : 32 : 409</td><td>hpred</td><td>branch predictor type</td><td>nottaken</td></tr><tr><td>cache : dillat 11 data rache hit konney (in cycle) 1 cache : dillat 12 data rache config
(sume> staete> choize> sastes> sagto>) al2 : 1024 : 64 cache : dillat 12 data rache hit konney (in cycle) 6 cache : dillat 12 data rache hit konney (in cycle) 6 cache : dillat 11 instruction cache config
(sume> staete> choize> saste> sagto>) 61 : 512 : 32 :
cache : dillat cache : dillat 11 instruction cache config d1 cache : dillat 11 instruction cache config d2 cache : dillat 12 instruction cache hit latency (in cycle) 6 mem : lat memory access latency (cliest chunk> cinter chank> 18 2 mem : widh memory access latency casoce> saepl>) alb : 16 : 4096 fb : ifb dna TLB config alb : 16 : 32 : 409 (chame> staets> <pizze> casoce> saepl>) alb : 32 : 409</td><td>cache : dil</td><td>ll data eache config
("> <nsets> <bsize> <ussoc> <aept>)</aept></ussoc></bsize></nsets>	d11 : 128 : 32 : 4 : 1		
cache : dl2 2 data cache config (caame> <neets> <hi><assue> <nept>) nl2 : 1024 : 64 cache : dl2tat 2 data cache hit lotency (in cycle) 6 cache : dl2tat 11 instruction cache config (caame> <neets> <hi><assue> <nept>) nl1 : 512 : 32 : (caame> <neets> <hi><assue> <nept>) nl1 : 512 : 32 : (cache : dl2tat cache : dl2tat 11 instruction cache config (caame> <neets> <hi><assue> <nept>) nl1 : 512 : 32 : (cache : dl2tat 12 instruction cache (latency (in cycle)) 1 cache : dl2tat 12 instruction cache (latency (in cycle)) 1 1 1 cache : dl2tat 12 instruction cache (latency (in cycle)) 6 1 1 cache : dl2tat 12 instruction cache (latency (in cycle)) 6 1 1 cache : dl2tat 12 instruction cache (latency (in cycle)) 6 1 1 men : lat menory access latency (<first chunk=""> (inter, chunk> 18 2 1 1 1 men : width menory access latency (<pre> <assue> <nept>) 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</nept></assue></pre></first></nept></assue></hi></neets></nept></assue></hi></neets></nept></assue></hi></neets></nept></assue></hi></neets>	cache : dilliat	11 data cache hit latency (in cycle)	1
cache : d121at 12 data cache hit latency (in cycle) 6 cache : d121at 11 instruction cache config (sname> sneste> chaize> sasoe> snepl>) 611 : 512 : 32 : (d1 : 512 : 32 : (ache : d12at cache : d12at 12 instruction cache config d12 nen : lut memory access late hit latency (in cycle) 6 mem : lut memory access late widh (in bytes) 8 d1b : itb instruction TLB config (sname> sneste> spizze> sasoe> snepl>) m1b : 16 : 4098 d1b : d1b dnu TLB config (sname> sneste> spizze> sasoe> snepl>) d1b : 32 : 409	cache : dl2	l2 data cacho config (<name> <nsets> <hsize> <assoe> <repl>)</repl></assoe></hsize></nsets></name>	ul2 : 1424 : 64 : 4 : 1
nucle : if I If instruction cache config (sname> sneets> shine> sneets> sneets> sneets> if I : 512 : 32 : (ache : if II) if instruction cache foit latency (in cycle) if cache : if II If instruction cache foit latency (in cycle) if if cache : if II If instruction cache foit latency (in cycle) if if cache : if II If instruction cache foit latency (in cycle) if if riem : lat memory access latency (sling churk> sinter churk> l8 2 if mem : width memory access latency (sling churk> sinter churk> l8 2 if if if if if if fb : if memory access latency (sling churk> sinter, churk> l8 2 if fb : if memory access latency (sling churk> sinter, churk> l8 2 if fb : if memory sinters> sinter> sinters> sinters> sinters> sinter> sinters> sintersins sintersinsinters sinters	cache : dl2lat	12 data cache hit latency (in cycle)	6
cache : illui 11 instruction cache hit latency (in cycle) 1 cache : il2 12 instruction cache cotfig dE cache : il2lat 12 instruction cache hit latency (in cycle) 6 riem : lat mentory access latency (<first chunk=""> (inter chank> l8.2 ment : width mentory access latency (<first chunk=""> (inter chank> l8.2 ment : width mentory access bas width (in bytes) 8 lb : if metraction TLB config atb : 16 : 4096 fb : éth data TLB config atb : 2 : 409 (came> meets><patoc> cassoc> caspl>) etb : 32 : 409</patoc></first></first>	cache : il l	ll instruction cache config (sname> snsets> shuize> snauce> snepl>)	01:512:32:1:1
cache : 42 12 instruction cache config d2 cache : 421ar 12 instruction cache htt latency (in cycle) 6 mem : lat memory access latency (<friet_chunk> <inter_chank> 18 2 mem : widh memory access bus widh (in bytes) 8 tb : itb instruction TLB config (<name> <nett> <inter_chank> (in bytes) 8 fb : itb dna TLB config (<name> <nett> <inter_chank> (inb : 16 : 40%) 8 fb : itb dna TLB config (<name> <nett> <inter_chank> (inb : 32 : 40%) 8</inter_chank></nett></name></inter_chank></nett></name></inter_chank></nett></name></inter_chank></friet_chunk>	cache : illigt	I instruction cacks hit latency (in cycle)	1
sache : it2lat 12 instruction eache ht latency (in cycle) 6 mem : lat mentory access latency (<first_chank> <inter_chank> 18 2 ment : width mentory access bas width (in bytes) 8 db : itb instruction TLB config (<name> <isets> <piize> <asoce> <sepl>) #b : 16 : 4096 fb : itb dnt TLB config (<name> <neets> <psize> <asoce> <sepl>) #itb : 32 : 409</sepl></asoce></psize></neets></name></sepl></asoce></piize></isets></name></inter_chank></first_chank>	cache : #2	12 instruction eache config	dl2
Intern: flat memory access latency (<first churk=""> <inter. churk=""> 18.2 mem: width memory access bus width (in bytes) 8 tb : itb instruction TLB config. itb : 16 : 4006 (<name> <nsets> <psize> <assoc> <nepl>) itb : 32 : 409 tb : dtb (same> <nsets> <psize> <assoc> <nepl>) dtb : 32 : 409</nepl></assoc></psize></nsets></nepl></assoc></psize></nsets></name></inter.></first>	cache : il2lat	12 instruction cacke hit latency (in cycle)	6
menn ; width memory access bus width (in bytes) 8 th ; ith instruction TLB config (sname> snsets> spize> sassee> stepl>) ith : 16 : 4098 th ; ith data TLB config (sname> snsets> spize> sassee> stepl>) ith : 32 : 409	mem : lat	memory access latency (<first_chunk> <inter_chunk></inter_chunk></first_chunk>	18.2
tb : itb instruction TLB config (<name> <nsets> <psize> <nspl></nspl>) fb : db data TLB config (<name> <nsets> <psize> <nspl></nspl>) dtb : 32 : 409</psize></nsets></name></psize></nsets></name>	menn ; width	memory access bas width (in bytes)	8
fb : ðib dina TLB config (<name> <nsets> <psize> <assic> <aspl>) dib : 32 : 409</aspl></assic></psize></nsets></name>	db ; ifb	instruction TLB config. (<name> <nsets> <psize> <assoc> <nepl>)</nepl></assoc></psize></nsets></name>	adb : 16 : 4096 : 4 : 1
	tib : dib	data TLB config (<taune> <tsets> <psize> <assue> <tepl>)</tepl></assue></psize></tsets></taune>	dilb : 32 : 4096 : 4 :
th : lat instidum TLB miss latency (in cycle) 30	tlb ; lat	instiduta TLB miss latency (in cycla)	30

Table 4: The common parameters of the three running modes.

Notice that we use the uniform level 2 cache.

5-5. Verification Results

As we mentioned before, we run the benchmarks in the in-order issue mode to study the problem of data dependency. We count not only the 'locked' instructions but also the executed and committed ones. An instruction is executed when the issue unit issues it. But it does not mean that the execution is correct. Whenever a branch mis-prediction or an unconditional jump or an interrupt is happened, the pre-executed instruction will be retired directly. Only when an instruction is committed, the execution is correct. An instruction is called "committed" when it is committed by the commit unit. That's why the execution instruction count is always larger than the committed instruction count.

Before an instruction is executed, it must be dispatched. Thus the delay of data dependency influences the performance in early stage of the pipeline. In **Table 5** we can see the ratio of the locked instruction count to the executed instruction count, too. They all range from 50% to 65%, and that is really a high ratio. We can realize that the data dependency does impact the performance very much and we should try to solve the serious problem in reasonable algorithms. We also notice that the committed instruction count is the same as the count in the original synchronous processor simulator. That means our simulator is correct logically, and we still have to verify correctness of the simulation time.

Table 5 is the statistics of the three kinds of instruction count of the benchmarks. And **Figure 26** is the graphic description of this statistics.

	Benchmark				
Instruction count	m88ksim	compress	perl	gcc	ijpeg
executed instruction count	67902123	44268314	49412943	326934762	623484223
Committed instruction count	47850641	35683428	40481758	263840666	514834723
Locked instruction count	35892207	26475434	31050449	194502585	389180400
Locked/executed ratio	52.86%	59.81%	62.84%	59.49%	62.42%

Table 5: The executed, committed, locked instruction count



Figure 26: The executed, committed, locked instruction count.

Table 6 is the statistics of the simulation results of the benchmarks. We run the programs in three modes. The results are simulation time (in ns). The simulation time is calculated by keeping track of timestamp of each stage and follows the rules we have discussed in previous section.

We notice that the trend of the execution time of the three modes meets our expectancy. We also ran the same benchmarks by setting all parameters double. We got the simulation results almost double as original ones. Since we have verified the measuring rules with some small cases and we have the correct trend, we can say that the simulation result is very close to correct.

We can realize some important facts from the results, too. Firstly, if an asynchronous processor is out-of-order issued, the delay of data dependency is hidden and the performance is better than an in-order issued one. The difference of simulation time of the in-order issue mode and out-of-order issue mode can be treated as the delay of data dependency. We should still try to study a suitable algorithm, like data forward, to eliminate the delay indeed. Second, MFU indeed improve the performance, even our simulator is asynchronous. But the main improvement is come from the out-of-issue. Third, the running time can be just a reference, because the critical time of each unit is not drawn from the real world. We certainly can get a more believable result through setting the architected parameters based on simulation results of the EDA tools.

Table 6 is the running results and theimprovement ratio of each mode. Figure 27describes the running results.

Running Mode	Beachmark						
	m\$8ksim	Compress	peri	200	lipeg		
A, in-order	17/033818	126608851	147437840	038812957	1823934256		
B. out-of-order	152986351	101528416	108822872	706594797	15/2591800		
C. MFU	138553297	97364871	101864706	705053333	1405488362		
B'A improvement	12,08%	19.81%	26.19%	18.30%	15.33%		
C/B improvement	9,43%	4.10%	6.39%	8.03%	8.89%		
Improvement	20.38%	23.10%	30.91%	24.90%	22.86%		

Table 6: The mining time (in ns) of three modes and the improvement of each mode.



Figure 27: The running time of three modes.

The two running results can be used to prove that the asynchronous processor simulator is work. Since we have verified the correctness of the logicality and the time simulation is near to be correct, the reliability of the simulator is good enough.

6. Conclusion

In this paper, we design and implement a wanted simulator of asynchronous processors. Because the efforts of implementation, we design this simulator based on SimpleScalar and carefully think about how to maintain the timestamps of each stage. We also count the number of data dependency and can be helpful to the researches of solve the data hazard. This free tool set can be used to investigate the problems of the asynchronous architecture.

With this simulator, we can study some questions about the asynchronous architecture. To improve the performance, we should solve the difficulty of data forwarding. We also can study the arbitration of core processor and off-chip memory. The high power efficiency is the advantage of asynchronous design. We can trace the power usage and design the architecture using less power.

References

- D. Burger *et al.* "The SimpleScalar Tool Set, Version 2.0", <u>University of</u> <u>Wisconsin-Madison Computer Sciences</u> <u>Department Technical Report #1342</u>, Jun, 1997
- T. Werner, V. Akella. "Asynchronous processor survey", <u>IEEE Computer</u> Vol 30, Issue 11, Page(s):67-76, Nov. 1997
- [3] Sutherland, I.E. "Micropipelines", <u>Communications of the ACM</u>, Vol.32, No.6, Page(s)720-738, Jun 1989
- [4] D. K. Arvind et al. "Micronets: A Model for Decentralising Control in Asynchronous Processor Architectures", <u>Asynchronous Design Methodologies</u>, Proceedings, Second Working Conference, Page(s): 190 –199, 1995
- [5] Furber, S.B.; Day, P.; Garside, J.D.; Paver, N.C.; Woods, J.V. "AMULET1: a micropipelined ARM", <u>Compcon Spring</u> <u>'94, Digest of Papers</u>, Page(s): 476–485, 1994
- [6] Woods, J.V.; Day, P.; Furber, S.B.;
 Garside, J.D.; Paver, N.C.; Temple, S.
 "AMULET1: an asynchronous ARM microprocessor", <u>Computers, IEEE</u>
 <u>Transactions on</u>, Vol. 46 Issue 4, Page(s): 385 398, April 1997
- [7] Furber, S.B.; Garside, J.D.; Riocreux, P.; Temple, S.; Day, P.; Jianwei Liu; Paver, N.C. "AMULET2e: an asynchronous embedded controller", <u>Proceedings of</u> <u>the IEEE</u>, Vol. 87, Issue 2, Page(s): 243–256, Feb. 1999
- [8] Furber, S.B.; Garside, J.D.; Gilbert, D.A. "AMULET3: a high-performance self-timed ARM microprocessor", <u>ICCD</u> <u>'98. Proceedings. International</u> <u>Conference on</u>, Computer Design: VLSI in Computers and Processors. Page(s): 247 – 252, 1998
- [9] Lloyd, D.W.; Garside, J.D.; Gilbert, D.A.
 "Memory faults in asynchronous microprocessors", <u>Fifth International</u>
 <u>Symposium on</u>, Advanced Research in Asynchronous Circuits and Systems. Page(s): 71 -80, 1999
- [10] Gilbert, D.A.; Garside, J.D. "A result forwarding mechanism for asynchronous pipelined systems", <u>Third International</u> <u>Symposium on</u>, Advanced Research in Asynchronous Circuits and Systems, Page(s): 2-11, 1997
- [11] Arvind, D.K.; Rebello, V.E.F. "On the

performance evaluation of asynchronous processor architectures", <u>MASCOTS '95.</u>, <u>Proceedings of the Third International</u> <u>Workshop on</u>, Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, Page(s): 100–104, 1995

- [12] Donaldson, V.; Ferrante, J. "Determining asynchronous acyclic pipeline execution times", <u>Proceedings of IPPS '96, The</u> <u>10th International</u>, Parallel Processing Symposium, Page(s): 568-572, 1996
- [13] Arvind, D.K.; Rebello, V.E.F. "Static scheduling of instructions on micronet-based asynchronous processors", <u>Second International</u> <u>Symposium on</u>, Advanced Research in Asynchronous Circuits and Systems, Page(s): 80–91, 1996
- [14] Moore, S.W.; Robinson, P. "Rapid prototyping of self-timed circuits", <u>ICCD '98. Proceedings. International</u> <u>Conference on</u>, Computer Design: VLSI in Computers and Processors, Page(s): 360-365, 1998
- [15] Lewis, M.; Garside, J.; Brackenbury, L. "Re-configurable latch controllers for low power asynchronous circuits", <u>Fifth</u> <u>International Symposium on</u>, Advanced Research in Asynchronous Circuits and Systems, Page(s): 27 –35, 1999
- [16] Riocreux, P.A.; Lewis, M.J.G.; Brackenbury, L.E.M. "Power reduction in self-timed circuits using early-open latch controllers", <u>Electronics Letters</u>, Vol. 36, Issue 2, Page(s): 115 –116, 20 Jan. 2000