適用於無線感知網路的 **Modified AES Modified AES for Wireless Sensor Networks**

Shen-Wei Chen Dept. Electrical Engineering, National Tsing Hua University mr923969@ee.nthu.edu.tw

Wei-Chi Ting Dept. Computer Science, National Tsing Hua University mr936303@cs.nthu.edu.tw

 無線感知節點的主要限制包括計算量,電力消 耗和體積。與有線網路所不同的是,任何攻擊者皆 能竊聽與發送偽造訊息,因此重要的訊息應該被加 密傳輸。為了提供無線感知網路的資訊安全方案, 我們簡化AES的演算法,不同的行混合參數以提高 資料混合效率。位元組取代和行混合運算合併成單 一查詢表,加解密一共減少 512 位元組的儲存空 間。我們也使用 $GF(2^4)^2$ 代替計算 $GF(2^8)$ 反函數的 技術以節省面積。FPGA實作結果顯示資料傳輸速 率可達 1.6Gps,能契合無線感知網路的需求。

關鍵字:AES, 無線感知網路, 加密

Abstract

The major constraints of wireless sensor nodes are computational costs, communication power and size. Different from wired networks, any adversary can receive and transmit fabricated data. Hence, important messages through the public channel should be encrypted. To provide data security over WSN, standard AES is too bulky for WSN. In this work, we proposed a variant of AES which is suitable for WSN by choosing different parameters for MixColumns to achieve higher data diffusion rate. SubBytes and MixColumns transformations are combined into a look-up table, which reduces 512 bytes space in total. In addition, we implement InvSubBytes and SubWord with composite field calculation by using $GF(2^4)^2$ inverter. Our throughput can reach 1.6 Gps using FPGA simulation, and is suitable for WSN transmission.

Keyword: AES, WSN, encryption

--- This work is supported by both NSC and MOEA under grant numbers 94-2213-E-007-040, 94-EC-17-A-04-S1-044

Hung-Min Sun Dept. Computer Science, National Tsing Hua University hmsun@cs.nthu.edu.tw

Yarsun Hsu Dept. Electrical Engineering, National Tsing Hua University yshsu@ee.nthu.edu.tw

1 Introduction

Wireless Sensor Networks (WSN) come with the rapidly development of Wireless Network Technologies in the recent years. They are composed of many sensor nodes that gather data and transmit to the base station. Since they are usually used in military applications, their most important requirements are security, efficiency and size [8].

Encryption algorithms have been well developed over the last decade, e.g. AES [18], BLOWFISH [5], RC5 [26], RC6 [24], DES [19], TEA [7], TwoFish [4], RSA [22], etc. Considering computational cost, which is one of the bottlenecks in wireless sensor networks, exponential computation like RSA requires too much energy. We suggest symmetric cryptosystems rather than asymmetric ones. In particular, AES is the most famous and popular symmetric encryption which is believed to meet the security needs in WSN. However, AES has two main problems in low-computational power devices like sensor. First, MixColumns require polynomial multiplications which are costly for sensors. Secondly, unlike the symmetric structure of DES, its encryption and decryption components are almost different; they share only about 46% of area mostly at the part of Sbox and key expansion.

We propose a modified AES algorithm (MAES in brief) based on Rijndael with fewer rounds; different MixColumns coefficients to maintain its security to a certain level. We show that differential [11] and linear [17] attacks are infeasible in WSN environment. MAES is very efficient in encryption process where shared components minimize the area in hardware implementation.

The rest of the paper is organized as follows. We first review AES in section 2. The MAES algorithm is described in Section 3. In section 4, we discuss the way choosing coefficient for MixColumns and apply both linear and differential cryptanalysis. Section 5 provides an implementation of our cipher including performance comparison. Tables of SubMix transformation are given in Appendix A and test vectors are available in Appendix B.

2 Backgrounds

AES, stands for Advanced Encryption Standard, is a fast block cipher using symmetric key. The initiation of AES was announced by the National Institute of Standards and Technology (NIST) in January, 1997. After a series of evaluation, Rijndael [12][13] developed by Joan Daemen and Vincent Rijnment was selected by NIST as new encryption standard in October, 2000 [15][18]. AES is iterated with Boolean transformation applied to the plaintext block called *state*. Recently, various hardware implementations of AES showed good performance and suitable for wireless applications.

2.1 AES Polynomial Multiplication

Polynomial multiplication in AES corresponds with multiplications of polynomials modulo an irreducible polynomial of degree 8. By default setting, this irreducible polynomial is $m(x) = x^8 + x^4 + x^3 + x +$ 1. For example, $\{57\}$ • $\{83\}$ = $\{C1\}$, where '•' denotes polynomial multiplication in $GF(2⁸)$.

First we have binary representation of {57} as ${01010111}_2$, which stands for $x^6 + x^4 + x^2 + x + 1$. Polynomial multiplication is computed by

$$
(x6 + x4 + x2 + x + 1)(x7 + x + 1)
$$

= x¹³ + x¹¹ + x⁹ + x⁸ + x⁶ + x⁵ + x⁴ + x³ + x + 1
= (x⁷ + x⁶ + 1) mod (x⁸ + x⁴ + x³ + x + 1) (1)

One can easily verify that ${57} \cdot {01} = {57}$ where {01} is the identity. If given two polynomials and their multiplications over an irreducible polynomial equals to the identity element, for example {DE} • ${90} = {01}$, they are inverses of each other.

2.2 AES Equivalent Round

Each round of AES has an equivalent format which outputs exactly the same ciphertext; that is, we can change the order of SubBytes and ShiftRows. The standard AES round is depicted as follow:

```
AES-round () {
       SubBytes (state); 
       ShiftRows (state); 
       MixColumns (state); 
       AddRoundKey (state, RoundKey); 
}
```
SubBytes transformation operates on each byte of current *state*, and ShiftRows only change their positions among rows. We can rearrange their order and have equivalent round:

```
Equivalent-round ( ) { 
      ShiftRows (state); 
       SubBytes (state);
       MixColumns (state); 
       AddRoundKey (state, RoundKey); 
}
```
Then, we merge SubBytes and MixColumns into a new transformation called SubMix. Thus, encryption requires only three stages.

MAES-round () { ShiftRows (state); *SubMix (state);* AddRoundKey (state, RoundKey); }

2.3 MixColumns Transformation

MixColumns substitutes and permutes data at the same time to achieve high diffusion property. During MixColumns transformation, columns are considered as polynomials over $GF(2^8)$ and multiplied with a fixed polynomial $a(x)$ under x^4+1 , given by

$$
a(x) = \{03\}x^3 + \{01\}x^2 + \{01\}x + \{02\} \quad (2)
$$

Let $S_{0,c}$ denotes the first byte of column c, $S'_{0,c}$ after MixColumns and $S_{2,c} \sim S_{3,c}$ respectively. Each column then multiplies the rotations of $a(x)$. This can be written as a matrix multiplication.

$$
\begin{bmatrix} S_{0,c}^{'} \\ S_{1,c}^{'} \\ S_{2,c}^{'} \\ S_{3,c}^{'} \end{bmatrix} = \begin{bmatrix} 02 & 03 & 01 & 01 \\ 01 & 02 & 03 & 01 \\ 01 & 01 & 02 & 03 \\ 03 & 01 & 01 & 02 \end{bmatrix} \begin{bmatrix} S_{0,c} \\ S_{1,c} \\ S_{2,c} \\ S_{3,c} \end{bmatrix}
$$
 (3)

In standard AES, coefficients of MixColumns are very simple, but more complicated of InvMixColumns, because AES was designed to be also efficient in software. The *xtime* operation means to multiply a polynomial *x* modulo $m(x)$, and can be implemented with a shifter and bit-wised XOR. It is a very efficient way to compute polynomial multiplications when there are more zeros in binary representation of the operand, since we only need to shift left iteratively. Obviously, computational cost of {37} is much greater than that of {03} using *xtime* computations.

$$
S_{0,c} = S_{0,c} \bullet \{02\} \oplus S_{1,c} \bullet \{03\}
$$

\n
$$
\oplus S_{2,c} \bullet \{01\} \oplus S_{3,c} \bullet \{01\} \quad (4)
$$

If we take a closer look, the portion of S_3 \cdot $\{01\}$ = $S_{3,c}$ doesn't contributes effort in mixing data if $S_{0,c}$, $S_{1, c}$, and $S_{2, c}$ are fixed to zeros, then output of this stage is exactly same to the input.

In contrast, MAES is designed for hardware where table look-up is the fastest way, and computing {37} and {03} are the same. Hence, we are allowed to choose these polynomials freely. However, a polynomial in $GF(2^8)[x]$ modulo $x^4 +1$ doesn't guarantee to have inverse. Even if it has one, its bit-wised mapping may not be sufficiently complex (measured by hamming weight). We suggest using polynomial

$$
p(x) = \{37\}x^3 + \{5D\}x^2 + \{17\}x + \{17\}
$$
 (5)

and its inverse

$$
p^{-1}(x) = {4F}x^3 + {E4}x^2 + {E4}x + {DE}
$$
 (6)

They both have high hamming weights in form of bit-wised mapping. Numbers of these polynomials are quite few in the space of 2^{32} and we believe that our choice is good enough (may not be optimal), since there is no efficient way to compute inverses, we are not able to perform exhaustive search for optimal in $2^{32} \rightarrow 2^{32}$. The suggested p(x) and p(x)⁻¹ both have good mapping complexity, and their coefficients are three different values, which means they need only three tables, while conventional AES needs four.

3. The MAES Algorithm

In this section, we describe the specific algorithm of MAES, where the length of key, input block and output block are all 128 bits (16 bytes). As for ShiftRows and AddRoundKey transformations, they are defined as the standard AES algorithm. The cipher is reduced to 7 rounds. Key generation process is the same as in AES. Our thought is to do one more MixColumns transformation within the last round. Although this change doesn't gain more security, it does save spaces if we use SubMix instead. The SubMix transformation is implemented by three look-up tables (in hardware) instead of computing polynomial multiplications for efficiency concern.

We move computational costs from encryption onto decryption, because data broadcasted through radio might be easily corrupted and retransmission occurs very often. Besides, every message needs a message authentication code (called MAC) also computed by encryption algorithm to prevent fabricated data. One can see sensors usually do more encryption than decryption.

Figure 1 encryption/decryption process of MAES

3.1 Encryption

Encryption is very efficient, with only three stages: ShiftRows, SubMix and AddRoundKey. The cipher is described in pseudo code.

$Nr = 7$
Begin
state $=$ input
AddRoundKey (state, RoundKey[first])
for round $= 1$ step 1 to Nr
ShiftRows (state)
SubMix (state)
AddRoundKey(state, RoundKey[round])
end for
$output = state$
end

Figure 2 Pseudo Code for the cipher

3.2 SubMix Transformation

The SubMix transformation is a combination of SubBytes and MixColumns that takes four

polynomials over $GF(2^8)$ (shifted column) as input and substitutes them with different values by table look-up. The outputs of previous stage are XORed to obtain the final value. This can be written as a matrix multiplication like equation (3).

$$
\begin{bmatrix} S_{0,c} \\ S_{1,c} \\ S_{2,c} \\ S_{3,c} \end{bmatrix} = \begin{bmatrix} 17 & 37 & 5D & 17 \\ 17 & 17 & 37 & 5D \\ 5D & 17 & 17 & 37 \\ 37 & 5D & 17 & 17 \end{bmatrix} \begin{bmatrix} SubBytes(S_{0,c}) \\ SubBytes(S_{1,c}) \\ SubBytes(S_{2,c}) \\ SubBytes(S_{3,c}) \end{bmatrix}
$$
(7)

According to the Design of Rijndael [13], SubBytes and MixColumns have the following property:

SubBytes
$$
(a(x)) \cdot b(x)
$$

= SubBytes $(a(x) \cdot b(x))$ (8)

For example, if input $s(x) = \{01\} + \{02\}x + \{03\}x^2 +$ $\{04\}x^3$, the value of S_{0, c} after SubMix is computed by

 $S_{0,c}$ = SubMix({01},{02},{03},{04})

- $=$ SubByte(01) \bullet {17} \oplus SubByte(02) \bullet {37}
- \oplus SubByte(03) \bullet {5D} \oplus SubByte(04) \bullet {17}

```
=SubByte(01\bullet17)\oplusSubByte(02\bullet37)
```

```
\oplus SubByte(03 • 5D)\oplus SubByte(04 • 17)
```
 $= {17} \oplus {6E} \oplus {E7} \oplus {5C} = {C2}$

Figure 3 Illustration of the SubMix transformation.

SubByte $(a(x) \cdot b(x))$ can be realized in two different ways. One by look-up table, which is faster but requires larger space; the other is by bit-wised mapping that can be implemented by XOR gates [21], smaller but slower. To handle the tradeoff, we attempt to use look-up tables for SubMix.

First, if implemented by look-up tables, each of them requires 256 bytes in size (same as Sbox in AES), and we need both 3*256 bytes for encryption and decryption. Compared to AES, which needs one table for SubBytes, 3*256 bytes for MixColumns and 4*256 bytes for InvMixColumns, our result saves 512 bytes space in total. Table 1 shows a comparison of AES and our method.

Table 1 Comparison of AES and MAES

	AES	MAES
SubBytes	1 table	0 table
MixColumns / SubMix	3 tables	3 tables
InvSubBytes	1 table	1 table
InvMixColumns	4 tables	3 tables

Secondly, if implemented with bit-wised mapping, here is an example for computing multiplication of {DE} with input $a(x) = a_0 + a_1x +$ $a_2x^2 + a_3x^3 + a_4x^4 + a_5x^5 + a_6x^6 + a_7x^7$ and outputs $a(x)$:

$$
a_0' = a_1 \oplus a_2 \oplus a_4 \oplus a_6
$$

\n
$$
a_1' = a_0 \oplus a_1 \oplus a_3 \oplus a_4 \oplus a_5 \oplus a_6 \oplus a_7
$$

\n
$$
a_2' = a_0 \oplus a_1 \oplus a_2 \oplus a_4 \oplus a_5 \oplus a_6 \oplus a_7
$$

\n
$$
a_3' = a_0 \oplus a_3 \oplus a_4 \oplus a_5 \oplus a_7
$$

\n
$$
a_4' = a_0 \oplus a_2 \oplus a_5
$$

\n
$$
a_6' = a_0 \oplus a_2 \oplus a_4 \oplus a_7
$$

\n
$$
a_7' = a_0 \oplus a_1 \oplus a_3 \oplus a_5
$$

\n(9)

3.3 Decryption

The decryption process is slightly different, because we perform an extra MixColumns at the end of encryption. There needs an InvMixColumns right after the first step of decryption --- AddRoundKey to stay equivalence. The rest parts of decryption are exactly same to the standard AES. It is described in pseudo code in Fig 10.

$Nr = 7$
Begin
state $=$ input
AddRoundKey(RoundKey[Last])
<i>InvMixColumns(state)</i>
For round=Nr-1 step -1 downto 1
InvShiftRows (state)
InvSubBytes(state)
AddRoundKey (state, RoundKey[round])
InvMixColumns(state)
End for
InvShiftRows(state)
InvSubBytes(state)
AddRoundKey(state, RoundKey[First]);
$output = state$
End
$\mathbf{1}$ \sim Ë. $\sqrt{ }$ \cdot 1

Figure 4 Pseudo code for the inverse cipher

4. Security Analysis

AES was designed to stand against both linear and differential attacks. Linear attack was introduced by Mitsuru Matsui [17]. The main purpose of linear attack is to find the relationship between input and output. Although the probability is quite low, suppose the attacker is allowed to choose plaintext and ciphertext adaptively (known as adaptive chosen ciphertext attack), with sufficient pairs, he is able to recover some parts of a round key and perhaps the whole secret key by exhaustive search. Differential attacks to DES-like ciphers suggested by E.Biham & A. Shamir [11] extended from fault attacks [3] analyses the effect of differences in plaintext pairs on differences in ciphertext pairs. The probabilities discovered will help an attacker to extract the most probable key as long as there are sufficient chosen plaintext pairs. The standard way is to trace a path of high probable differences through the various stages of encryption.

To cut down computational cost, we attempt to abbreviate the number of rounds. However, this will also reduce the complexity to break the cipher. In this section, we will show that the coefficients of SubMix transformation we chose not only reduce number of tables required, but also have high *diffusion* property. Linear and differential attacks against MEAS are infeasible in WSN environment. By calculating their probabilities finds out the required plaintext and ciphertext pairs are far more than a sensor node can possibly send within rekeying period.

4.1 Linear Cryptanalysis

In cryptography, *confusion* refers to making the relationship between the key and ciphertext as complex as possible; *diffusion* requirement on a cipher is that each plaintext bit should influence every ciphertext bit and each key should influence every ciphertext bit as well. In a cipher with good diffusion like AES, each flipping input bit should change each output bit with a probability of one half.

The aim of linear cryptanalysis is to find the linear equations of the form

 $P[i_1, i_2,...,i_a] \oplus C[i_1, i_2,...i_b] = K[i_1, i_2,...,i_c]$ (10) A successful attacker can discover many of these linear equations and estimate the best probabilities of each round. Other than DES, AES has only one Sbox and already performs good diffusion property.

During MixColumns transformation, we find that multiplying {03} can be computed by bit-wised mapping in Figure 5. We can rewrite the equations and obtain a linear mapping from input $a(x)$ to output $a(x)$.

The following equation estimates the probability of every linear equation introduced in [17].

$$
N(\alpha, \beta) = \#\{x \mid 0 \le x \le 256, x \wedge \alpha = F(x) \wedge \beta\} \quad (11)
$$

α denotes input mask, β denotes output mask and \wedge 'denotes bit-wised AND operation. If $\alpha = \{01\}$ means observing the last bit a_0 only and β is for observing the output bits. According to Figure 5, if the attacker fixes bit a_0 , he needs to observe the bits a_0 and a_1 at the output. Suppose he is fixing input bit a7, there are five output bits influenced.

Compare to equation (3.3), we rewrite the linear mapping of ${DE}$ in Figure 6. One can see ${DE}$ provides a better way of mixing data and more complex linear mapping equations than {03} in AES.

$$
a_0 \rightarrow a_1', a_2', a_3', a_4', a_6', a_7'
$$

\n
$$
a_1 \rightarrow a_0', a_1', a_2', a_5', a_7'
$$

\n
$$
a_2 \rightarrow a_0', a_4', a_6'
$$

\n
$$
a_3 \rightarrow a_1', a_3', a_5', a_7'
$$

\n
$$
a_4 \rightarrow a_0', a_1', a_2', a_3', a_6'
$$

\n
$$
a_5 \rightarrow a_1', a_2', a_3', a_4', a_7'
$$

\n
$$
a_6 \rightarrow a_0', a_1', a_2', a_5'
$$

\n
$$
a_7 \rightarrow a_1', a_2', a_3', a_6'
$$

Figure 6 linear mapping of {DE} from bit-wised mapping

When choosing the coefficients for SubMix, first we expand polynomials in $GF(2^8)$ into bit-wised mapping equations and calculate their hamming weights. In fact every coefficient of $p(x)$ has good diffusion property.

4.2 Differential Cryptanalysis

We now show a way to do differential cryptanalysis of last two rounds. A byte of fault is injected (like the method introduced in [20]) before SubMix transformation and denotes as ε. Since AddRoundKey and ShiftRows have no effects on the value of difference. The fault propagates from one byte to a column after MixColumns. After ShiftRows, the fault is shifted to different columns, and will be distributed to the whole state after next MixColumns.

 $\left[\begin{array}{ccc} 0 & \varepsilon_3 \\ 0 & 0 \end{array}\right]$ 0 0 ε₂' 0 $\begin{bmatrix} 0 & 0 & 0 & \epsilon_1 \end{bmatrix}$ ε_0 ' 0 0 0 $]$ after MixColumns after ShiftRows 0 37 $\cdot \varepsilon_0$ 0 0 0 0 $5D \cdot \varepsilon_0$ 0 0 0 0 17 ε $\begin{bmatrix} 17 \cdot \varepsilon_0 & 0 & 0 \end{bmatrix} \begin{bmatrix} 17 \cdot \varepsilon_0 & 0 & 0 \end{bmatrix}$ $37 \cdot \varepsilon_0$ 0 0 0 $5D \cdot \varepsilon_0$ 0 0 0 $17 \cdot \varepsilon_0$ 0 0 0 after ShiftRows after SubBytes 0000 0000 0000 $\begin{vmatrix} \varepsilon_0 & 0 & 0 & 0 \end{vmatrix}$ 0000 0000 0000 ε 0 0 0 | 1 0 0 0 0 0 1 0 0 0 0 $\mathbf{0}$ $\mathbf{0}$ 0 $\mathbf{0}$ 0 $\overline{}$ $\overline{}$ $\overline{}$ ⎦ ⎢ ⎢ ⎢ \lfloor \rightarrow ⎥ ⎥ ⎥ ⎥ ⎦ ⎤ $\mathsf I$ $\mathsf I$ $\mathsf I$ $\mathsf I$ լ ⋅ ⋅ ⋅ \rightarrow $\overline{}$ ⎥ ⎥ ⎥ $\begin{bmatrix} 37 \cdot \varepsilon_0 & 0 & 0 & 0 \end{bmatrix}$ \lfloor \lfloor \lfloor $\lfloor 37 \cdot$ ⋅ ⋅ \rightarrow $\overline{}$ ⎥ ⎥ $\overline{}$ $\begin{bmatrix} 0 & 0 & 0 & 0 \end{bmatrix}$ $\mathsf I$ $\mathsf I$ $\mathsf I$ ⎣ \rightarrow $\overline{}$ $\overline{}$ $\overline{}$ ⎥ $\begin{bmatrix} 0 & 0 & 0 & 0 \end{bmatrix}$ \lfloor I \lfloor ⎣

after SubBytes

To estimate our success rate, first we construct a differential distribution table of AES's Sbox like in [11] and find out some probable faults are likely to happen more than others. For Example, let $\varepsilon = \{1F\}$, then we have ε_0 = SubBytes(ε) = {A3}. After MixColumns transformation, difference propagation of the first column are $\{5D\}$, $\{A3\}$, $\{A3\}$, and $\{FE\}$ with a probability less than 0.006169%. In the last round, we check the differential table again to obtain the last probability, which is about 0.003060%. Hence, number of pairs to mount a successful differential attack (to obtain the last round key) will be $5.29*10^8$ pairs.

As for MAES, let $\varepsilon = \{67\}$, then we have $\varepsilon_0 =$ SubBytes(ε) = ${E6}$. After MixColumns transformation, difference propagation of the first column are $\{66\}$, $\{66\}$, $\{65\}$, and $\{B9\}$ with a probability less than 0.006168% and 0.003064% in the last round. Our proposed SubMix transformation turns out to be as strong as standard AES.

5. Implementation

Due to the limited resources including power supply and area on wireless sensor network nodes, we will introduce some techniques we use in the design of MAES to achieve the goals of reduced power and low gate count in this section.

After the analysis of overall AES and modified AES, inclusive of encryption, decryption, and key expansion, some portions of these three algorithms should be focused to implement an efficient design with lower power consumption and lower gate count.

Firstly, as to the key expansion part, two

methods including pre-computation method and on-the-fly key schedule method [6] are usually used to generate round keys. On-the-fly key schedule first generates the expanded keys from the Cipher key and then decides the round key of each round. Each round key is used when it is generated, so it is not necessary to use storage elements to store keys as what pre-computation method does. Under the concern of area and power, on-the-fly key schedule is adopted.

Secondly, the most critical part and power-hungry part of AES and MAES are (1) SubBytes in key expansion and encryption round functions, and (2) InvSubBytes in decryption round functions [26] [2]. We use Galois field arithmetic [16] to complete the operations under the consideration of timing and area.

5.1 Area Reduction Techniques

There are many methods that can be used to implement Sbox. The better way is using the Galois field arithmetic [16] [9] under the consideration of performance and area. One operation of SubBytes is calculating the multiplicative inverse over $GF(2⁸)$. However, it is quite complex to compute directly, therefore we first transform it from $GF(2^8)$ to $GF((2^4)^2)$ and then we can use inverter in $GF((2^4)^2)$. Since the polynomial $x^8 + x^4 + x^3 + x + 1$ ({11B} in hexadecimal form) used in AES and MAES is not a primitive irreducible polynomial, we had better use isomorphism before and after the implementation of $GF((2⁴)²)$ inverter. In $GF((2⁴)²)$, the primitive irreducible polynomial $x^8 + x^4 + x^3 + x^2 + 1$ ({11D} in hexadecimal form) is a better basis. The isomorphism function from $GF(2^8)$ to $GF((2^4)^2)$ is *B* as shown in Equation 12 [16] [25] and the isomorphism function from $GF((2^4)^2)$ to $GF(2^8)$ is B^{-1} as shown in Equation 13 [16] [25].

$$
\begin{bmatrix} b_7 \\ b_6 \\ b_5 \\ b_7 \\ b_8 \\ b_9 \\ b_1 \\ b_1 \\ b_0 \\ b_0 \end{bmatrix} = \begin{bmatrix} 1 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ b_0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0
$$

						$\begin{bmatrix} 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} b_7 \end{bmatrix}$	
b_6 $1 \t 0 \t 0 \t 1 \t 1 \t 1$							
b_5 '				$\mathbf{0}$	$\boldsymbol{0}$		
				$\begin{vmatrix} 1 & 0 & 1 & 1 & 1 & 0 & 1 \end{vmatrix}$	$\mathbf{0}$		
b_{3} '				$0 \quad 1 \quad 1 \quad 1 \quad 0 \quad 0 \quad 1$	θ		
				$\begin{array}{ ccc ccc ccc ccc } 1 & 0 & 1 & 1 & 0 & 0 & 1 \end{array}$	$\overline{0}$		
				$\boldsymbol{0}$	0		
$\begin{array}{c cccc} b_2 \\ b_1 \\ b_0 \end{array}$ $\begin{array}{ c cccc } \hline 1 & 0 & 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 \\ \hline \end{array}$				$0 \t0 \t1 \t0 \t0 \t0$			

Since both SubBytes and InvSubBytes have the operation of calculating multiplicative inverse, it is a good idea to share the GF inverters to reduce gate count [27] [1] , as illustrated in Figure 7, 8, and 9.

Figure 7 $GF(2^8)$ inverter shared by SubBytes and InvSubBytes

Figure 9 Isomorphism functions and affine transformations are further combined together

In Figure 7, when SubBytes is performed, SubBytes/InvSubBytes $= 1$, the input is directly going to the $GF(2^8)$ inverter and then taking affine transformation to generate the output. When InvSubBytes is performed, SubByte/InvSubBytes = 0, the input is first taking inverse affine transformation and then going through the $GF(2⁸)$ inverter to produce the output. In Figure 8, $GF(2^8)$ inverter is changed to $GF((2^4)^2)$) inverter by placing isomorphism transformations before and after the inverter. In Figure 9, isomorphism functions *B* and $B⁻¹$ are further merged with affine transformations A and A^{-1} , the path delay is therefore shortened. Besides, the area is also reduced.

The $GF((2^4)^2)$ inverter is implemented based on Euclid's algorithm [10]. Input a is 8-bit long. After a series of operations, the 8-bit substituted result a^{-1} is obtained. Among those transformations,

multiplication in \mathcal{C}) is similar to byte-multiplication.

Figure 10 The structure of the $GF((2^4)^2)$ inverter, the input is **a** and output is **a-1**

We find that SubBytes and the multiplications of MixColumns can be combined together with tables to reduce the critical path and gate count. In Figure 11, $b0 = {MixColumns (SubBytes (a0), {17})}, which$ means that a0 is first substituted with Sbox and then multiplies with $\{17\}$ over GF(2^8). For example, if input a0 = $\{00\}$, then output b0 = $\{58\}$.

As a result, the way to complete both the transformations of SubBytes and MixColumns in the encryption process is to XOR the results obtained from the tables described above.

Figure 11 SubMix table of {17}

5.2 Power Reduction Techniques

In MAES, SubBytes and InvSubBytes are not only the most critical parts but also the most power-consuming parts. So, it is critical to reduce the overall power by reducing Sbox and Inverse-Sbox power [26].

Power consumption of Sbox and Inverse-Sbox is greatly influenced by the number of dynamic hazards, which is caused by differences of signal arrival times at each gates and the propagation probability of signal transitions. As illustrated in Figure 12, an XOR gate transfers signal transitions from input to output with probability 100%. For AND, OR gates, the probability is 50%. Therefore, it is a good way to place AND or OR gates before XOR gates to reduce the probabilities of signal transition, as illustrated in Figure 13.

50% Propagation probability Figure 12 Propagation probabilities of signal transitions

As shown in Figure 14, composite field Sbox and Inverse Sbox are divided into three blocks to reduce the probabilities of signal transitions [2]. In addition, the two-level logic, i.e. AND-XOR arrays are used to reduce the number of dynamic hazards.

In conclusion, we use the following approaches to achieve power reduced Sbox and Inverse Sbox: (1) Use composite field Sbox to reduce gate count, (2) Divide combinational logic into three stages to reduce the probabilities of signal transitions, and (3) Adjust the signal timing by using two-level (AND-XOR) logic to reduce the number of dynamic hazards.

Figure 14 3-stage AND-XOR architecture used for composite field S-box

Figure 15 shows the key scheduler we use in our MAES design [26] [14]. When the encryption routine is processed, $EN/DE = 1$ and Init K0 through Init $K3$ are the Cipher key. In the beginning, Init $K0$ through Init K3 are put into K0 through K3, respectively. After one clock cycle, $K0 = K0 \oplus Rcon[0] \oplus [SubWord(RotWord(K3))]$ K'1=K'0 ⊕ K1, K'2=K'1 ⊕ K2, K'3=K'2 ⊕ K3 and the generated K'0 through K'3 become the new K0 through K3. After another 6 clock cycles, all round keys are generated and the final round key are stored in registers. Similarly, when the decryption routine is processed, $EN/DE = 0$ and Init K0 through Init K3 are the final key stored in registers. At first, Init_K0 through Init_K3 are put into K0 through K3, respectively. After one clock cycle, K'3=K2 \oplus K3, K'1=K0 \oplus K1, K'2=K1 \oplus K2,

 $K'0 = K0 \oplus Rcon[0] \oplus [SubWord(RotWord(K'3))]$, and the generated K'0 through K'3 become the new K0 through K3. After another 6 clock cycles, all round keys are generated.

Figure 15 Circuit of key scheduler

5.3 Design Flow and Design Environment

We use cell-based design flow to implement our design, since our design belongs to digital logic. To perform simulation and synthesis, we utilize some EDA tools supplied by CIC (National Chip Implementation Center). In the beginning, we write Verilog-HDL (Hardware Description Language) codes according to the spec. Then we use ModelSim SE to simulate the design. The simulation is just to verify the correctness of the functions we want to design and the simulation is in the phase of RTL (Register Transfer Level) simulation. After the function is checked and is correct, we use another EDA tool, named Design Compiler, issued by Synopsis Corporation to transfer our design from RTL to a gate-level design. This process is called logic synthesis, which obtains a logic gate list according to some synthesizing rules and cell libraries. The cell library we choose for synthesis is UMC 0.18um process. Besides, it also inserts the concept of timing into the design. Afterward, we use Verilog-XL to simulate the gate-level design with timing annotated. After both timing and functions are checked to be correct, we use Xilinx FPGA board to verify again the functions of the design. The board we use is Xilinx Virtex-II Pro XC2VP30. The FPGA view of our circuit after place and route is illustrated in Figure 16.

Figure 16 The FPGA view of our circuit after place and route

Table 2 shows a comparison of Horng's [6] implementation of AES and our implementation of modified AES. According to the table, we can find that the gate count of our circuit is about 69% of Horng's circuit. In addition, the power consumption of our circuit is about 79% of Horng's circuit. Throughputs are equal.

Table 2 Comparisons

	Horng's	Ours
Technology	UMC 0.18um	UMC
		0.18 um
Clock rate	125MHz	125MHz
Throughput	1.6Gbps	1.6Gbps
Gate count	67.9K	47.2K
Power consumption	56mW	44.21mW

6. Future work

Coefficients of MixColumns transformation may not be the optimal values when considering branch numbers. For example, ${ \{F E\} x^3 + {6F} x^2 + {C4} x +$ {C4}is also a good choice. On the other hand, we are looking forward to a reduction in the decryption process for those low-end devices like RFID. We can further combine InvSubBytes and InvMixColumns into InvSubMix and implement all the functions by bit-wised mapping instead of look-up tables.

7. Conclusions

In this paper, we proposed a modified AES algorithm. SubMix transformation is new stage combining SubBytes and MixColumns, implemented by look-up tables that perform faster encryption. Polynomial $p(x)$ for MixColumns is chosen dedicatedly to achieve higher diffusion rate, and have a 512 bytes reduction of table spaces comparing to standard AES. We provided linear and differential cryptanalysis to show our result has certain security because the number of pairs required to mount a successful attack is far more than a sensor node can broadcast.

Overall our result can reach 1.6 Gps of throughput at 125MHz consuming 44.21mW and is suitable for encrypting data in wireless sensor networks.

References

- [1] A. Satoh, S. Morioka, K. Takano, and S. Munetoh, "Unified hardware architecture for128-bit block ciphers AES and Camellia", in Cryptographic Hardware and Embedded Systems (CHES) 2003. Aug. 2003, Springer-Verlag.
- [2] A. Hodjat, I. Verbauwhede, "Minimum Area Cost for a 30 to 70 Gbits/s AES Processor", IEEE computer Society Annual Symposium on VLSI,. pp. 83-88, Feb. 2004.
- [3] Boneh, DeMillo, and Lipton, On the Importance of Checking Cryptographic Protocols for Faults, Lecture Notes in Computer Science, Advances in Cryptology, proceedings of EUROCRYPT'97, pp. 37-51, 1997.
- [4] B. Schneier, et. al. The Twofish Encryption Algorithm: A 128-Bit Block Cipher. John Wiley & Sons, April 1999.
- [5] B. Schneier, "Blowfish" ,Fast Software Encryption, Cambridge Security Workshop Proceedings (December 1993), Springer-Verlag, 1994, pp. 191-204.
- [6] C.-L. Horng, "An AES Cipher Chip Design Using On-the-Fly Key Scheduler", Master Thesis, Dept. Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan, June 2004.
- [7] D. Wheeler and R. Needham. Tea, a tiny encryption algorithm. http://www.ftp.cl.cam.ac.uk/ftp/papers/djw-rmn /djw-rmn-tea.html , November 1994.
- [8] D.W. Carman. Constraints and approaches for distributed sensor network security. Technical Report, #00-010, NAI Labs, 2000.
- [9] E. D. Mastrovito, "VLSI Architecture for Computations in Galois Fields", Ph.D. Thesis, Dept of EE, Linköping Univ., Lingköping, Sweden 1991.
- [10] E. Trichina, "Combinational logic design for AES SubByte transformation on masked data", IACR report, 2003. Available at http://eprint.iacr.org/2003/236.pdf.
- [11] E. Biham, A. Shamir. Differential Cryptanalysis of DES-like Cryptosystems. Journal of Cryptology, Vol. 4 No. 1 1991.
- [12] J. Daemen, L. Knudsen, and V. Rijmen. The Block Cipher Square. In E. Biham, editor, Fast Software Encryption '97, volume 1267 of

Lecture Notes in Computer Science, pages 149–165, Haifa, Israel, January 1997. Springer-Verlag.

- [13] J. Daemen and V. Rijmen. *AES proposal: Rijndael*. http://csrc.nist.gov/encryption/aes/rijndael/Rijn dael.pdf, 1999
- [14] J. H. Shim, D. W. Kim, Y. K. Kang, T. W. Kwon, and J. R. Choi, "A rijndael cryptoprocessor using shared on-the-fly key scheduler", in Proc. 3rd IEEE Asia-Pacific Conf. ASIC, Taipei, Aug. 2002, pp. 89–92.
- [15] J. Nechvatal, et. al., Report on the Development of the Advanced Encryption Standard(AES), National Institute of Standards and Technology, October 2,2000.
- [16] J. Wolkerstorfer, E. Oswald, and M. Lamberger, "An ASIC Implementation of the AES SBoxes ", CT-RSA 2002, LNCS 2271, pp. 67-78,2002.
- [17] M. Matusi, "*Linear Cryptanalysis Method for DES Cipher*." In T. Helleseth, editor, Advances in Cryptology - EUROCRYPT'93, Volume765 of Lecture Notes in Computer Science, pp.386-397. Springer-Verlag, Berlin, Heidelberg, NewYork, 1994.
- [18] National Institute of Standards and Technology (NIST), Advanced Encryption Standard (AES), National Technical Information Service, Springfield, VA 22161, Nov. 2001.
- [19] National Bureau of Standards, NBS FIPS PUB 46, "*Data Encryption Standard*," National Bureau of Standards, U.S. Department of Commerce, Jan 1977.
- [20] P. Dusart, G. Letourneux, O. Vivolo, Differential Fault Analysis on AES, available at: http://www.unilim.fr/laco/rapports/2003/R2003 _01.pdf, 2003
- [21] P. Noo-intara, S. Chantarawong, and S. Choomchuay, "Architectures for MixColumn Transform for the AES," Proc. of Information and Computer Engineering Workshop 2004 (ICEP2004), Prince of Songkla University (Phuket Campus), January 2004, pp.152-156.
- [22] RSA Laboratories. PKCS #1: *RSA encryption standard*, Version 1.5, November 1993.
- [23] R. L. Rivest. *The RC5 Encryption Algortihm*, Proceedings of Fast Software Encryption Workshop 1994, pp. 86-96.
- [24] R. L. Rivest, M. J. B. Robshaw, R. Sydney, and Y. L. Yin, "*The RC6 block cipher*," v1.1, Aug. 1998, available at http://www.rsasecurity.com/rsalabs/rc6.
- [25] S. Chantarawong, P. Noo-intara, and S. Choomchuay, "An Architecture for Sbox Computation in the AES", Proc. of Information and Computer Engineering Workshop 2004 (ICEP2004), Prince of Songkla University (Phuket Campus), January 2004, pp.157-162.
- [26] S. Chantarawong and S. Choomchuay, "An Architecture for a compact AES System", Proc. of Electrical Eng./Electronics, Communications, Computer and Information Technology Conference 2004 (ECTI-CON2004), ECTI Association, Thailand, May 2004, pp. 121-124.
- [27] T.-Fu Lin, C.-Pin Su, C.-Tsun Huang, and C.-Wen Wu, "A High-Throughput Low-Cost AES Cipher Chip", in Proc. 3rd IEEE Asia-Pacific Conf. ASIC, Taipei, Aug. 2002, pp. 85-88.

Appendix A

58	ee	6f	8b	51	e0	bc	89	bd	17	04	57	b5	cc	22	78
54	5 _b	6d	$\rm f9$	e9	73	$\mathrm{d}2$	7f	50	f5	8d	7e	fa	ff	24	$\mathrm{c}2$
ad	8c	27	a4	cf	60	1a	26	e1	e8	5f	68	1 _d	11	aa	20
5c	a7	ef	fb	d3	6c	4b	88	65	45	75	3a	95	b3	e6	41
af	4c	32	fd	ea	ab	4a	a3	f2	3c	db	f1	79	2d	0 _b	29
e5	be	$00\,$	e7	d ₆	9 _b	df	5d	$\rm f7$	43	02	12	21	53	64	1f
a9	c9	35	fe	8e	44	84	3e	$\operatorname{\textsf{fc}}$	d0	2e	d7	dc	59	c3	1 _b
cb	9a	b7	a8	30	ed	05	34	2c	ba	3f	c1	6b	a2	46	87
31	e4	52	f_{0}	01	7b	eb	0e	9e	c6	c ₀	4e	3d	2f	c4	33
61	62	6a	4d	f8	40	1e	cd	c5	de	70	37	63	16	81	$28\,$
14	93	2 _b	96	18	$72\,$	8a	38	ec	90	47	$4\ensuremath{\text{f}}$	09	55	48	a5
71	7a	d8	92	86	$\rm e2$	7d	0 _c	85	ae	23	82	2a	9c	69	b8
5e	b2	9d	1c	8f	d1	94	b0	ac	5a	56	b6	36	3 _b	$\rm f 4$	$\rm e3$
0a	77	83	13	0f	39	0 _d	ca	76	f6	b9	67	07	d5	98	d4
03	c7	a6	7c	ce	06	bf	42	9f	a1	10	bb	08	97	6e	74
91	b ₄	da	$\rm f3$	15	66	99	d9	a0	b1	25	dd	c8	80	49	19
Table 4 SubMix table of $\{37\}$															
$8\mathrm{c}$	f7 b0	0d 25	$72\,$	38 9b	$2\ensuremath{\mathrm{f}}$	$\rm f3$ ea	5a 56	$\rm e7$	37	50 0a	40	47	69 b8	$9e$ e ₆	$3\mathrm{a}$
7c	1e		c ₀ 08	55	a6		ce	$2\mathrm{c}$	30	$_{\rm e0}$	42	fc	4f	d0	b1
bc dc	34	da e3	e8	fe	c1 31	d3 eb	4e	3 _b 85	8f 33	de	61 65	bf f1	3f	57	b6 63
94	87	c5	90	a7	c ₄	ff	64	5c	1d	5e	60	2e	52	9c	02
6b	db	$00\,$	43	ba	29	0e	c8	18	4b	28	73	a2	10	91	97
ec	2d	a9	ac	36	27	be	35	84	c2	6e	ae	32	98	a5	c7
05	3d	6f	$\rm{f}8$	ed	cb	44	bd	46	8b	21	8d	5d	70	0f	82
$\rm f9$	7f	04	74	14	06	b3	$\mathrm{d}8$	6d	e1	99	af	09	7a	c9	d1
d5	e9	49	93	d4	77	83	7d	dd	1a	9a	81	fd	23	fa	16
0 _b	89	2a	c d	fb	b2	66	4d	df	b5	1 _b	bb	b4	68	d7	1c
$8\mathrm{e}$	12	62	9d	96	07	7e	$\rm f0$	aa	$80\,$	8a	c6	3e	45	75	a3
$\rm f 4$	2 _b	51	ab	22	d6	e5	03	a8	a4	54	7b	95	71	$24\,$	13
$88\,$	f ₆	$\mathrm{d}2$	67	cc	59	e4	11	e2	0 _c	b7	ad	6c	86	15	92

Table 3 SubMix table of {17}

a1 53 4a 48 1f b9 01 76 58 17 f2 26 39 ee c3 ef

18	e9	d0	61	ad	c6	a9	d7	f2	5d	77	6c	1c	ca	23	8d
81	$\rm f5$	66	b4	73	8e	22	17	f ₆	2d	a0	4c	59	75	e2	$\rm{e}5$
35	fb	0f	80	27	a4	9f	54	9d	28	82	4a	05	9c	af	95
6f	6d	b2	02	79	3d	32	8c	88	1 _d	4f	0a	89	dd	07	6a
83	a8	e4	c3	9e	f4	69	1a	b7	cb	97	5a	d ₆	57	03	$20\,$
ea	1f	00	5c	55	a6	e0	34	9 _b	dc	b6	71	ce	1 _b	d3	b3
42	e ₆	7e	2e	4d	46	15	7d	98	94	ba	0e	0d	43	be	c ₄
50	fd	aa	19	52	04	2c	25	0 _c	68	26	08	a7	41	$\rm f0$	$\rm{f}8$
09	b1	40	01	5 _b	60	c ₅	2f	8a	92	53	1e	90	e1	24	bf
$\rm ff$	12	$\operatorname{\textsf{fc}}$	f3	ef	31	e8	91	7f	bb	63	c8	49	06	39	7b
b0	48	96	64	29	d5	3a	bc	5f	a5	ab	45	b5	da	df	${\rm db}$
38	3 _b	7a	13	a3	70	a1	99	4e	$\mathrm{d}8$	78	d4	cd	3c	11	de
d9	86	67	5e	16	cf	d2	30	6e	ae	37	f1	93	51	76	2 _b
58	$\rm f9$	8f	2a	74	e7	c2	0 _b	a2	$_{\rm c0}$	85	3e	9a	b8	4b	$\rm e3$
ed	c9	36	fa	7c	c1	44	87	d1	ac	c7	33	ee	3f	8b	14
fe	47	cc	ec	eb	65	10	21	f7	6b	b9	56	bd	62	84	$72\,$

Table 5 SubMix table of {5D}

Appendix B

Plaintext bits 74 68 69 73 20 69 73 20 61 20 74 65 73 74 21 21 Key bits 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 Ciphertext bits 82 8f 0d 72 38 71 26 fc 0e 46 6a 19 9f 07 3e 4b

