# Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems \*

Pao-Ann Hsiung and Shu-Yu Cheng Department of Computer Science and Information Engineering National Chung Cheng University, Chiayi–621, Taiwan, ROC E-mail: hpa@computer.org

### Abstract

Most verification tools and methodologies such as model checking, equivalence checking, hardware verification, software verification, and hardware-software coverification often flatten out the behavior of a target system before verification. Inherent *modularities*, either explicit or implicit, functional or structural, are not exploited by these tools and algorithms. In this work, we show how *assume-guarantee reasoning* (AGR) can be used for such exploitations by integrating AGR into a verification tool. Targeting at real-time embedded systems, we propose procedures to *automatically* generate assumptions, guarantees, and time constraints, which otherwise require manual efforts and human creativity. Through a complex but comprehensible realtime embedded system example such as a *Vehicle Parking Management System* (VPMS), we illustrate the feasibility of the AGR approach and the extremely large (as much as 96%) reduction possible in state-space sizes when AGR is applied. Due to AGR, we also found five errors in the VPMS design using much *lesser* CPU time and memory space than possible without AGR.

**Keywords**: assume-guarantee reasoning, modular verification, model-checking, state-space reduction techniques, real-time embedded systems

# **1** Introduction

With an escalating increase in the complexity of hardware-software real-time embedded systems such as *Systemon-Chip* (SoC), their functional and timing correctness are getting more and more difficult to guarantee. Vali-

<sup>\*</sup>This work was supported in part by project grant NSC 91-2213-E-194-008 from the National Science Council, Taiwan, ROC.

dation techniques such as full-chip simulation and testing are no longer adequate for system verification. Commercial tools often fail to verify a complex system completely. With the advent of formal verification techniques such as *model checking*, complete verification of systems are now a possibility. Nevertheless, the exponential sizes of state-spaces still pose a hindrance in the application of formal verification to complex systems [17, 18]. Though numerous state-space reduction techniques have been proposed in the literature and implemented in tools, yet their effectivity is limited when applied to large systems.

Without manually breaking down a complex system into smaller parts, commercial tools and methodologies currently fail to verify the *full* system or chip. Designers often resort to ad-hoc system decomposition, followed by the verification of individual system parts, and finally derivation of a possibly wrong conclusion that the whole system is correct due to each of its parts being verified correct. Furthermore, in the world of SoC design, often modularized, reusable, functional parts are designed as *Intellectual Properties* (IPs), which are verified by the IP vendors before putting them on the market. It is a pity that often a system designer must verify the whole system without ever taking advantage of the verification results obtained by the IP vendors for each IP.

Motivated by the above status quo, we propose the following solution to the above posed problems. It is shown how a divide-and-conquer approach called *Assume-Guarantee Reasoning* (AGR) can be applied for *automatic* exploitation of system modularities during verification. There is extensive theory supporting the validity of AGR, but its application to real-world systems is still very much limited [19]. The main effort in applying AGR to the verification of a system lies in constructions of the assumptions and guarantees required for AGR. We propose procedures to automate the generation of assumptions, guarantees, and time constraints for real-time embedded systems. Through a complex but comprehensible example called *Vehicle Parking Management System* (VPMS) we illustrate the feasibility of our approach for integrating AGR into verification tools and also the extremely large state-space reductions possible through the application of AGR. Due to AGR, we found several errors in the VPMS design much earlier by using lesser CPU time and memory space compared to that without AGR.

This article is organized as follows. Section 2 will summarize some previous work on the application of assume-guarantee reasoning to formal verification of complex systems. Section 3 will formulate the problem

to be solved and describe the system model along with an example of a real-time embedded system. Section 4 will illustrate how assume-guarantee reasoning can be applied to the formal verification of SoC, along with the automatic generation of assumptions and guarantees. Section 5 will give the verification results and experiments conducted for the VPMS example. Section 6 will conclude the article with some research directions for future work.

# 2 Previous Work

The theory behind *Assume-Guarantee Reasoning* (AGR) has been well-studied and can be traced back to Misra and Chandy's *assumption-commitment* approach [26] and Jones' *rely-guarantee* approach [21] proposed around two decades ago. Though AGR has a long history, yet it has been "more widely studied than actually used" [28]. Theoretically, AGR states that a system can be verified by first decomposing it into constituent parts, second the parts are individually verified such that each part satisfies a guarantee *G* only if its environment satisfies an assumption *A*, and finally discharging all the assumptions made for each component using a *circular induction over time*. This reasoning will be explained in more details in Section 4. The main benefit of this approach is that the explicit construction of the system global state-space, which is usually of an exponentially large size, can be avoided. Thus, verification scalability is increased through the application of AGR.

Only in the recent few years has there been some applications of the AGR technique to real-world systems such as asynchronous systems [1, 2], synchronous reactive systems [7, 8, 19], Tomasulo's algorithm [24], a pipelined implementation of a directory-based coherence protocol in Silicon Graphics Origin 2000 servers [10], a VGI dataflow processor array designed by the Infopad project at U. C. Berkeley [11], pipelined implementation of an ISA architecture [14], audio output interface of a multimedia extension SoC [27], and a software supervisor for a multi-user phone system [30].

The AGR technique has also been extended in several ways, for example, to accomodate multiple constraints on a single output port [24], branching time refinement [15], different implementation and specification time scales [13], and liveness constraints [25]. Currently, the MOCHA tool [9, 3] is the only comprehensive formal verification environment that has implemented some basic assume-guarantee reasoning into its verification procedure. MOCHA has a *proof manager*, which helps in applying AGR to a system under verification by suggesting proof obligations to be model checked for one or more *user-specified* system decompositions. Though the application of AGR can be semiautomatically performed by a user of MOCHA through its proof manager, the user was still burdened with the task of constructing *abstraction* and *witness* modules [12], which in general requires human creativity. Recently, there are some works on mechanizing the construction of both abstraction modules [4] and witness modules [6]. Automation for the application of AGR has been greatly enhanced by such mechanizations. Nevertheless, the automation is still limited to refinement checking.

All the above-cited previous works show that the AGR technique is gaining importance due to the increase in system complexity. Nevertheless, the above literatures mainly consists of case studies, where it is shown how AGR can be applied to a particular system. As detailed above, the application of AGR is also limited to refinement checking in the current version of the MOCHA tool. In our present work, firstly, we show how the application of AGR can be generalized for the verification of a typical real-time embedded system. We propose automating the application of AGR not only in *refinement checking*, but also in *invariant checking*. Secondly, we show how assumptions, guarantees, and time constraints can be automatically generated for a real-time embedded system. Finally, we illustrate through an example how state-spaces can be drastically reduced by AGR, how AGR interacts with other state-space reduction techniques, and how AGR helps in uncovering design faults using lesser CPU time and memory space.

# 3 System Model and Verification

Our target system for verification is a *Real-Time Embedded System* (RTES), which we basically view as a collection of embedded hardware components, software components, and interfaces. A complex system is generally designed in a top-down, iterative manner such that the functionalities of a system are implemented progressively through replacing a higher-level component by one or more lower-level components. Starting

with an initial functional block-diagram for a system, it can be designed after going through several iterations of *refinement*. A system design S obtained in an iteration is said to *refine* a design S' from a previous iteration if S is a more detailed implementation of S', which can be represented notationally as  $S \preccurlyeq S'$ . Speaking in relative terms, at the iteration in which S is designed, S is called the *implementation* and S' is called the *specification*.

#### 3.1 System Model

The most widely used and popular model for formal analysis of real-time systems is the *Timed Automata* (TA) model proposed by Alur and Dill in [5], which basically extends conventional automata by adding clock variables and time semantics. Our real-time embedded system model is based on the timed automata model, which is defined as follows, where the sets of integers and non-negative real numbers are denoted by  $\mathcal{N}$  and  $\mathcal{R}_{\geq 0}$ , respectively.

## **Definition 1** : <u>Mode Predicate</u>

Given a set C of clock variables and a set D of discrete variables, the syntax of a *mode predicate*  $\eta$  over C and D is defined as:  $\eta := false \mid x \sim c \mid x - y \sim c \mid d \sim c \mid \eta_1 \land \eta_2 \mid \neg \eta_1$ , where  $x, y \in C, \sim \in \{\leq, <, =, \geq, >\}$ ,  $c \in \mathcal{N}, d \in D$ , and  $\eta_1, \eta_2$  are mode predicates.

Let B(C, D) be the set of all mode predicates over C and D.

#### **Definition 2** : <u>Timed Automaton</u>

A Timed Automaton (TA) is a tuple  $\mathcal{A}_i = (M_i, m_i^0, C_i, D_i, L_i, \chi_i, E_i, \lambda_i, \tau_i, \rho_i)$  such that:  $M_i$  is a finite set of modes,  $m_i^0 \in M$  is the initial mode,  $C_i$  is a set of clock variables,  $D_i$  is a set of discrete variables,  $L_i$  is a set of synchronization labels,  $\chi_i : M_i \mapsto B(C_i, D_i)$  is an *invariance* function that labels each mode with a condition true in that mode,  $E_i \subseteq M_i \times M_i$  is a set of transitions,  $\lambda_i : E_i \mapsto L_i$  associates a synchronization label with a transition,  $\tau_i : E_i \mapsto B(C_i, D_i)$  defines the transition triggering conditions, and  $\rho_i : E_i \mapsto 2^{C_i \cup (D_i \times N)}$  is an *assignment* function that maps each transition to a set of assignments such as resetting some clock variables and setting some discrete variables to specific integer values.

Using the above TA definition, our SoC model can be defined as follows.

#### **Definition 3** : **Real-Time Embedded System (RTES)**

A *Real-Time Embedded System* is defined as a collection of hardware, software, and interface components. Each component is modeled by one or more timed automata. A system is modeled by a network of communicating timed automata. Notationally, if a system S has a set of hardware components  $\{H_1, H_2, \ldots, H_n\}$  and a set of software components  $\{S_1, S_2, \ldots, S_m\}$ , then  $S = H_1 || H_2 || \ldots || H_n || S_1 || S_2 || \ldots || S_m$ , where || is a parallel composition operator resulting in the concurrent behavior of its two operands. If  $H_i$  is modeled by a TA  $A_{H_i}$ ,  $1 \le i \le n$ , and  $S_j$  is modeled by a TA  $A_{S_j}$ ,  $1 \le j \le m$ , then the TA defined by  $A_S = A_{H_1} \times \ldots \times A_{H_n} \times A_{S_1} \times \ldots \times A_{S_m}$  is a TA model for system S, where  $\times$  is the Cartesian product operator for two timed automata. Concurrency semantics is defined as follows. Two concurrent transitions with the same synchronization label are represented by a single synchronized transition. Two concurrent transitions without any synchronization label are represented by interleaving them, resulting in possibly two different paths (computations).

For simplicity, it is assumed that a single hardware or software component is modeled by a single TA, instead of the more general case of one or more TA. The above definition and the rest of the discussion on verification can be easily extended to the general case.

## 3.2 System Verification

*Model checking* (MC) takes a formal description of a system under verification and a property specification. It checks if the system satisfies the property. In case of property violation by the system, MC generates a counterexample in the form of a system behavior trace, which shows exactly where the system violates the property. Due to its algorithmic and automatic execution, MC gained popularity very fast, leaving other formal verification methods such as *process algebra* way behind in their industry acceptability. MC can be categorized into two classes of problems.

Refinement Checking (RC): This is also called equivalence checking (EC) and is mainly used by hardware system designers to verify if a lower level design implementation (S<sub>l</sub>) satisfies an upper level design specification (S<sub>u</sub>). In case of satisfaction, we say S<sub>l</sub> refines S<sub>u</sub>, denoted by S<sub>l</sub> ≼ S<sub>u</sub>.



Figure 1: Vehicle Parking Management System

Invariant Checking (IC): A system, described in some formal model such as timed automata, is checked for satisfaction of a property, which is specified by a logic such as *timed computation tree logic* (TCTL)
[16]. If system S satisfies a TCTL property φ, it is denoted as S ⊨ φ.

# **3.3** Vehicle Parking Management System Example

An embedded real-time system called *Vehicle Parking Management System* (VPMS) [22, 23] will be used to illustrate our verification methodology throughout this article.

VPMS controls the entry and exit of vehicles into and from a parking garage or lot. Functionally, it consists of the three subsystems: an ENTRY Management Subsystem, which controls the entry of vehicles into a garage such that each driver gets a parking ticket with an entry time stamp, an EXIT Management Subsystem, which controls the exit of vehicles from a garage such that only drivers with a valid paid ticket gets permission to exit, and a DISPLAY Subsystem, which indicates the number of vacant parking spaces currently available in a garage or lot.

The architecture of VPMS is illustrated in Figure 1 using the *Unified Modeling Language* (UML). An ENTRY (or an EXIT) subsystem consists of three parts: a ticket processor, a motor-controlled gate, and a set of sensors.

Constraints for the VPMS system include: a maximum system cost of \$1,300, a maximum ticket emission time of 20 ns, a maximum display response time of 250 ns. VPMS is modeled using five TA: one for each of the three subsystems, namely ENTRY, EXIT, and DISPLAY, and two for the environment, which includes the user and other external devices such as the Display Board. Further details on VPMS can be found in [22, 23].

# 4 Assume-Guarantee Verification

*Assume-guarantee reasoning* (AGR) is the dual counterpart to formal verification just as *divide-and-conquer* is to discrete optimization. Informally, AGR combines verification results of each constituent part of a system to make conclusions on the verification of the whole system, instead of directly verifying the full system. AGR can be beneficial in terms of higher verification scalability, provided the size of the state-space for the individual verification of each constituent part is significantly smaller than that for the full system. Furthermore, the adoption or application of AGR is often restrained by the necessity for human creativity in the following tasks: (1) In *refinement checking, abstraction modules* [4] and *witness modules* have to be constructed [6], and (2) In *invariant checking*, assumptions and guarantees have to be generated.

## 4.1 Assume-Guarantee Rules for Invariant Checking

The rules for assume-guarantee reasoning appear in several different forms in the literature. Here, we give the form of rules on which our work is based.

As shown in Equation (1), we have extended the rules for applying AGR to invariant checking from [30] by including timing constraints. A system S has an assumption A, a guarantee G, and a Boolean timing constraint T. Each component of the system also has an assumption  $A_i$ , a guarantee  $G_i$ , and a timing constraint  $T_i$ . The precise definitions for assumption, guarantee, and timing constraint will be introduced in Section 4.3. From Equation (1), we see there are 2n + 1 premises to be satisfied for a system with n components to be completely verified and to arrive at the conclusion  $A \to_T G$ , where  $\to_T$  denotes logical implication while satisfying time constraints T. The first set of n premises  $A_i \to_{T_i} G_i$  gives the rule for verifying that each component satisfies its own guarantee  $G_i$  under its assumption  $A_i$  and time constraint  $T_i$ . The second set of n premises constitute the discharging of all the assumptions by ensuring that each  $A_i$  can be implied by the system assumption A and the guarantees  $G_j, j \neq i$  of the other components under the time constraints T and  $T_j, \forall j \neq i$ . The last premise simply states that the system behavior G is constructed from a conjunction of the behaviors of each system component  $G_j$ . This last premise must be considered and ensured while G and each  $G_j$  are being constructed.

$$A_{i} \longrightarrow_{T_{i}} G_{i}, \quad \forall i \in \{1, \dots, n\}$$

$$A \land \bigwedge_{j \neq i} G_{j} \longrightarrow_{T \land \bigwedge_{j \in \{1, \dots, n\}} T_{j}} A_{i}, \quad \forall i \in \{1, \dots, n\}$$

$$\bigwedge_{j \in \{1, \dots, n\}} G_{j} \longrightarrow_{T \land \bigwedge_{j \in \{1, \dots, n\}} T_{j}} G$$

$$A \longrightarrow_{T} G$$

$$(1)$$

A complete system S with assumption A, guarantee G, and time constraint T can thus be verified by checking that each individual component guarantee is implied by its corresponding assumption under its time constraint (first rule) and by discharging each component assumption (second rule). It is assumed that the full system behavior G can be segregated into the individual behaviors  $G_i$  of each component (third rule). The above summarizes the AGR rules that can be applied to invariant checking. The algorithms by which AGR rules can be applied to invariant checking will be discussed in Section 4.2.

## 4.2 Assume-Guarantee Algorithm for Invariant Checking

An algorithm is given in this section for the application of assume guarantee reasoning to invariant checking. This algorithm can be incorporated into any generic verification tool so as to enhance it with AGR and the benefits of applying AGR.

The assume-guarantee algorithm for invariant checking is given in Table 1. First, the assumption, guarantee, and time constraint for the given system are generated (Gen\_Sys\_AG() in Step 1). During the generation of the guarantee and time constraint, it is ensured that specification of a property is implied by the conjunction of the guarantee and time constraint of the system (i.e.  $G \wedge T \rightarrow \phi$ ). If the system is not already partitioned, then it is partitioned in Step 2. The assumptions, guarantees, and time constraint for each of the system components

Table 1: Assume-Guarantee Algorithm for Invariant Checking

AG_Invariant_Check $(S, \phi)$	
$\mathcal{S} = \{H_1, \dots, H_n, S_1, \dots, S_m\};$	
$\phi = \text{TCTL}$ formula;	
{	
$\{A, G, T\} = \operatorname{Gen}_{\operatorname{Sys}}_{\operatorname{AG}}(\mathcal{S}, \phi);  // G \wedge T \to \phi$	(1)
$X = AG\_Partition(\mathcal{S}, \phi);  // X = \{X_1, \dots, X_k\}$	(2)
for $i = 1, \ldots, k$ {	(3)
$\{A_i, G_i, T_i\} = \text{Gen\_Comp\_AG}(X_i); \} // \bigwedge_i G_j \rightarrow_{T \land \bigwedge_i T_i} G$	(4)
for $i = 1,, k$ // Invariant checking each module	(5)
if $A_i \not\rightarrow_{T_i} G_i$ return FALSE;	(6)
for $i = 1,, k$ { // Discharging assumptions	(7)
$W_i = A;$	(8)
for $j = 1, \ldots, k$ { if $j \neq i$ $W_i = \text{Conjunct}(W_i, G_j)$ ; }	(9)
if $W_i \not\rightarrow_{T \land \land \ldots \land T_i} A_i$ return FALSE; }	(10)
return TRUE;	(11)
}	

(partitions) are generated (Gen\_Comp\_AG() in Steps 3, 4). During the generation of the guarantees, it is ensured that the conjunction of all the guarantees of the components is equivalent to the system guarantee under all time constraints (i.e.  $\bigwedge_j G_j \rightarrow_{T \land \bigwedge_j T_j} G$ ). The details of this generation procedure will be presented in Section 4.3.

After having generated all the assumptions and guarantees, the AGR rules for invariant checking are applied as follows. It is checked that each of the assumptions must imply the corresponding guarantee (Steps 5, 6). If any one of the assumption does not imply its corresponding guarantee, then the invariant checking terminates. Next, each of the assumptions must be discharged by first obtaining the conjunct  $A \wedge \bigwedge_{j \neq i} G_j$  for the *i*th component, and then checking if that conjunct implies the assumption  $A_i$ . All the above logical implications are checked under the given time constraints of the system and components. If all the components are verified and assumptions discharged, then the algorithm returns TRUE, otherwise FALSE.

## 4.3 Automatic Generation of Assumptions, Guarantees, and Time Constraints

To apply and take advantage of assume-guarantee reasoning in verifying a complex system, *assumptions*, *guarantees*, and *time constraints* are required for each system component and for the system environment. Our algorithm to automatically generate them for a system component is as detailed in Table 2.

**Gen\_Comp\_AG** $(X_i)$  $X_i \in \mathcal{S} = \{H_1, \ldots, H_n, S_1, \ldots, S_m\};$ {  $A_i = \{\}; \quad G_i = \{\}; \quad T_i = \{\};$ (1) $schedule\_set = All\_Finite\_Schedules(X_i, m_i^0);$ (2)while  $(\psi = \text{One\_Finite\_Schedule}(schedule\_set) \neq \text{NULL})$  { (3) $last\_signal = NULL;$  $first\_time = second\_time = NULL;$ (4)// start generating assumption and guarantee (5)while ( $\gamma = \text{Get}_{\text{Signal}}(\psi) \neq \text{NULL}$ ) { (6)if  $(last\_signal = NULL \text{ and type}(\gamma) = \text{out})$ (7)return Unsupported\_System\_ERROR; // schedule begins with output signals (8) switch (type( $\gamma$ )) { (9)case 'in': (10)if  $(last\_signal = in)$   $Basic\_a = Basic\_a \oplus \gamma$ ;  $// \oplus \in \{\prec, \prec\}$ (11)else { (12) $Schedule_a = \langle Schedule_a, Basic_a \rangle;$ if  $(Basic_a \neq NULL)$ (13) $Basic_a = \gamma;$ (14) $last_signal = in; \}$  break; (15)case 'out': (16)if  $(last_signal = in)$  { (17)if  $(Basic_g \neq \text{NULL})$  Schedule\_g =  $(Schedule_g, Basic_g);$ (18) $Basic_q = \gamma;$ (19) $last_signal = out; \}$ (20)else  $Basic_q = Basic_q \oplus \gamma;$ break; } } (21) $Schedule_a = \langle Schedule_a, Basic_a \rangle;$ if  $(Basic_a \neq \text{NULL})$ (22)if  $(Basic_g \neq \text{NULL})$  $Schedule_g = \langle Schedule_g, Basic_g \rangle;$ (23)if  $|Schedule_a| \neq |Schedule_g|$ return Unsupported\_System\_ERROR; (24)else {  $A_i = A_i \cup Schedule_a; \quad G_i = G_i \cup Schedule_g;$  } (25)// start generating time-constraints (26)while ( $\zeta = \text{Get}_{\text{Temporal}} \text{Signal}(\psi) \neq \text{NULL}$ ) { (27)if (there is signal with temporal value in  $\zeta$ ) (28) $frist\_time = \zeta;$ (29)if  $(fist\_time \neq \text{NULL} \text{ and there is signal with temporal value in } \zeta)$ (30)second\_time =  $\zeta$ ; (31)if  $(fist\_time \neq \text{NULL} \text{ and } second\_time \neq \text{NULL})$ (32)Basic\_t = Evaluate\_Time\_Constraint(first\_time, second\_time); (33) $Schedule_t = Schedule_t \land Basic_t;$ (34)first\_time = second\_time = NULL; } } (35) $T_i = T_i \cup Schedule_t; \}$ (36)return  $(A_i, G_i, T_i)$ ; (37)

Table 2: Automatic Generation of Assumptions, Guarantees, and Timing Constraints

The algorithm in Table 2 works as follows. We assume that each component is modeled by a single TA  $X_i$ , which can be easily generalized to more than one TA. Before traversing a TA  $X_i$ , we generate all finite schedules in the  $X_i$  by procedure All\_Finite\_Schedules() in Step (2). For each finite schedule  $\psi$  generated by the procedure One\_Finite\_Schedule() in Step (3), we first generate schedule assumption and guarantee. We traverse along the schedule to extract all signals  $\gamma$  (Get\_Signal() in Step (6)) and then the following actions are performed:

- First, a maximal sequence Basic\_a of consecutively occurring input signals is searched for. Then, the partial order (⊕ ∈ {≺, ≤}) between two signals is determined by analyzing the temporal precedence between them (Step (11)).
- Next, a maximal sequence *Basic\_g* of consecutively occurring *output* signals is searched for. Then, the partial order between two signals is determined by analyzing the temporal precedence between them (Step (21)).
- 3. The above two actions are repeated alternatingly to form a schedule assumption (*Schedule\_a* in Step (13)) and a schedule guarantee (*Schedule\_g* in Step (18)).
- 4. After the assumption and guarantee are generated for each schedule  $\psi$  of component  $X_i$ , all of them are collected into sets of assumptions and guarantees for the component, respectively (Step 25).

Then, we traverse along the schedule  $\psi$  again to extract signal and temporal value in a transition  $\zeta$  (Get\_Temporal\_Signal() in Step (27)). If there is temporal difference between two signals, we calculate the time interval between the occurrence of these two signals by the procedure Evaluate\_Time\_Constraint() (Step (33)). The above action is repeated to form a schedule time constraint (*Schedule\_t* in Step(34)). After the time-constraint is generated for each schedule  $\psi$  of component  $X_i$ , all are collected into set of time-constraints for the component (Step (36)).

Similar to the algorithm in Table 2, assumptions, guarantees, and time-constraints can also be generated for the environments of a system. The main difference lies in the type of signals in basic assumptions and guarantees. For components, *input* signals constitute a basic assumption, while *output* signals constitute a basic guarantee. For system environments, it is exactly the opposite, *output* signals constitute a basic assumption, while *input* signals constitute a basic guarantee. The reason for this difference comes from the opposite roles that a system environment and system components play. When one is transmitting a signal, the other is receiving *that* signal.

# 5 Verification Results and Experiments for the VPMS Example

We applied the assume-guarantee reasoning principles to the *Vehicle Parking Management System* (VPMS) [22, 23] example, which was introduced in Section 3.3. After applying the algorithm from Table 2 in Section 4.3, the assumptions, guarantees, and time constraints for VPMS were generated as given in Table 3. There are three computation runs for each of ENTRY and EXIT subsystems, and four computations runs for the DIS-PLAY subsystem. As given in the last two rows of Table 3, namely Entry\_Environment and Exit\_Environment, the assumptions, guarantees, and time constraints for the system environment were derived from user-given requirements (see Section 3.3).

## 5.1 Verification Results

The AGR rules for invariant checking given in Equation (1) of Section 4.1 were all checked with the assumptions, guarantees, and time constraints of VPMS (Table 3). There were five errors found as follows.

*Component Assumption Error*: While using the second rule (Equation (1)) for discharging the component assumption with time-constraints in the Entry component (see first row of Table 3), two errors were found in the Entry assumptions count\_above\_zero? and count\_zero? with time constraints δ(count\_request!, count\_above\_zero?) = [200, 200] and δ(count\_request!, count\_zero?) = [200, 200]. It was found that these time constraints could not be satisfied because of contradiction with the component guarantees count\_above\_zero! and count\_zero! with time constraints δ(count\_request?, count\_above\_zero!) = [18, 18] and δ(count\_request?, count\_zero!) = [18, 18] in the Display component. Solutions to the first error could consist of changing either of the two time constraints, but because the signal count\_above\_zero could be output (guaranteed) by 18 ns, our solution to this error was to change the time constraint of the

Subsystem	Schedule #	Assumption( $A$ ), Guarantee ( $G$ ), Time Constraints <sup>*</sup> ( $T$ )					
		$A: \langle push\_button?, count\_above\_zero?, take\_ticket? \rangle$					
		$G: \langle count\_request!, ticket\_out!, car\_in! \rangle$					
	Entry_1	$T: \delta(\text{count\_request!, count\_above\_zero?}) = [200, 200] \land$					
		$\delta(\text{take\_ticket}?, \text{car\_in}!) = [244, \infty) \wedge$					
		$\delta(\text{car_in!}, \text{push_button?}) = [244, \infty)$					
		$A: \langle push_button?, count_zero? \rangle$					
Entry	Entry_2	$G: \langle count\_request!, no\_ticket\_out! \rangle$					
	-	$T: \delta(\text{count\_request!, count\_zero?}) = [200, 200]$					
		$A: \langle push_button?, count_above_zero?, take_ticket? \rangle$					
		$G: \langle \text{count\_request!, ticket\_out!, ent\_time\_out!} \rangle$					
	Entry_3	$T: \delta(\text{count\_request!, count\_above\_zero?}) = [200, 200] \land$					
		$\delta(\text{ent\_time\_out!, push\_button?}) = [244, \infty)$					
		$A: \langle \text{ticket\_insert?} \rangle, G: \langle \text{ticket\_ok!} \prec \text{car\_out!} \rangle$					
	Exit_1	$T: \delta(\text{ticket_ok!, car_out!}) = [244, \infty) \land$					
Exit		$\delta(\text{car}_{\text{out}}!, \text{ticket}_{\text{insert}}?) = [244, \infty)$					
LAIt	Exit_2	$A: \langle \text{ticket\_insert}? \rangle, G: \langle \text{ticket\_error!} \rangle$					
	E :4 2	$A: \langle \text{ticket\_insert?} \rangle, G: \langle \text{ticket\_ok!} \preceq \text{ex\_time\_out!} \rangle$					
	EXIL_3	$T: \delta(\text{ex\_time\_out!, ticket\_insert?}) = [244, \infty)$					
		$A: \langle initialize?, car_in? \rangle$					
Display	$\mathbf{D}^{\prime}$	$G: \langle \text{reset\_dboard!}, \text{ent\_update\_dboard!} \rangle$					
	Display_1	$T: \delta(\text{initialize}?, \text{reset\_dboard}!) = [0, 100] \land$					
		$\delta(\text{car_in}?, \text{ent\_update\_dboard}!) = [42, 142]$					
	Display_2	$A: \langle initialize?, count\_request? \rangle$					
		$G: \langle \text{reset\_dboard!, count\_zero!} \rangle$					
		$T: \delta(\text{initialize}?, \text{reset\_dboard}!) = [0, 100] \land$					
		$\delta(\text{count\_request}?, \text{count\_zero}!) = [18, 18]$					
		$A: \langle \text{initialize}?, \text{count\_request}? \rangle$					
	Display_3	$G: \langle reset_dboard!, count_above_zero! \rangle$					
		$T: \delta(\text{initialize}?, \text{reset\_dboard}!) = [0, 100] \land$					
		$\delta(\text{count\_request}?, \text{count\_above\_zero}!) = [18, 18]$					
		$A: \langle \text{initialize}?, \text{car_out}? \rangle$					
	Display 4	$G: \langle reset_dboard!, ex_update_dboard! \rangle$					
	Display_4	$T: \delta(\text{initialize}?, \text{reset\_dboard}!) = [0, 100] \land$					
		$\delta(\text{car\_out?}, \text{ex\_update\_dboard!}) = [42, 142]$					
		$A: \langle push\_button!, take\_ticket! \rangle$					
	Entry Env 1	$G: \langle \text{ticket\_out?, ent\_update\_dboard?} \rangle$					
	Lind y _Linv _1	$T: \delta(\text{push\_button!, ticket\_out?}) = [0, 20) \land$					
		$\delta$ (take_ticket!, ent_update_dboard?) = [0, 250]					
Entry_Environment	Entry_Env_2	$A: \langle push_button! \rangle, G: \langle no_ticket_out? \rangle$					
		$T: \delta(\text{push\_button!, no\_ticket\_out?}) = [0, 20)$					
	Entry_Env_3	$A: \langle push_button!, take_ticket! \rangle$					
		$G: \langle \text{ticket_out'}, \text{ent_time_out'} \rangle$					
		$T: \delta(\text{push\_button!, ticket\_out?}) = [0, 20)$					
	Entry_Env_4	$A: \langle \text{initialize!} \rangle, G: \langle \text{reset\_dboard!} \rangle$					
	Exit_Env_1	$A:  \langle (\text{ticket\_insert!} \rangle, G: \langle \text{ticket\_ok}? \prec \text{ex\_update\_dboard}? \rangle$					
Exit_Environment		$I : o(\text{ticket_ok}?, \text{ex_update_dboard}?) = [0, 250]$					
	EXILENV_2	$A: (ucket_insert!), G: (ucket_error!)$					
	EXILENV_3	$A: \langle \text{ucket\_insert!} \rangle, G: \langle \text{ticket\_ok}? \leq \text{ex\_time\_out?} \rangle$					

Table 3: Assumptions, Guarantees, and Time Constraints for VPMS

\*All times are in nanoseconds.

Entry component to  $\delta$ (count\_request!, count\_above\_zero?) = [0, 200]. Similarly, our solution to the second error was to change the time constraint of the Entry component to  $\delta$ (count\_request!, count\_zero?) = [0, 200].

- Environment Guarantee Errors: While using the third rule (Equation (1)) for checking whether the environment guarantee was conjunctively implied by the component guarantees, two errors were found in the environment guarantees ent\_update\_dboard? and ex\_update\_dboard? with time constraints  $\delta$ (take\_ticket!, ent\_update\_dboard?) = [0, 250] and  $\delta$ (ticket\_ok?, ex\_update\_dboard?) = [0, 250]. The time constraints were originally derived from the user-given constraint that the maximum display response time should be 250 ns. These time constraints could not be satisfied by the system components. For example, consider the first time constraint mentioned above. The conjunction of  $\delta(\text{take\_ticket}^2, \text{car\_in}!) = [244, \infty)$ from Entry with  $\delta(\operatorname{car_in?}, \operatorname{ent\_update\_dboard!})$ = [42, 142] from Display results in  $\delta$ (take\_ticket!, ent\_update\_dboard?) = [286,  $\infty$ ), which does not satisfy the user-given constraint of 250 ns maximum. Solutions to this error could consist of changing either component or environment time constraints, but because the component constraints could not be changed due to physical device restrictions, our solution was to ask the user to relax his/her constraint to at least 286 ns.
- Environment Assumption Error: While using the second rule (Equation (1)) for discharging the basic assumption push\_button? with time constraint δ(car\_in!, push\_button?) = [244, ∞) in the Entry\_1 schedule of the Entry component (see first row of Table 3), it was found that the time constraint could not be guaranteed unless there was an environment assumption δ(ent\_update\_dboard?, push\_button!) = [202, ∞). This is because there is only a time constraint between signals car\_in and ent\_update\_dboard (i.e., δ(car\_in?, ent\_update\_dboard!) = [42, 142] in the Display\_1 schedule of the Display component), but no time constraint between signals ent\_update\_dboard and push\_button. Our solution was to add the time constraint to the environment assumptions.

Since we used AGR to verify VPMS, the above five errors were found using lesser CPU time and memory space, compared to that without using AGR. The first two and last errors were found by merely constructing

a state-graph representing the concurrent behavior of Entry\_Environment and Display, with a size of 54 modes and 159 transitions, which is much smaller compared to the total sizes of state-graphs constructed without AGR: 1375 modes and 4360 transitions. The third and forth errors were found by constructing the following two state-graphs: (1) Concurrent merge of Entry and Display: 14 modes, 17 transitions, and (2) Concurrent merge of Exit and Display: 251 modes, 636 transitions. All these state-graphs were much smaller in size compared to the total sizes when AGR was not used. This shows we can scale-up verification for complex systems and speed-up verification for simple systems. Further experiments on quantifying the benefits of AGR were conducted as shown in Section 5.2.

### 5.2 Verification Experiments

Previous related work stressed on the importance on applying AGR to model checking, but the benefits of AGR were never *quantified* through the use of some verification tool. We will now illustrate the benefit of applying AGR to the verification of VPMS through actual numbers. All our experiments were carried out using the *State-Graph Manipulators* (SGM) tool [20, 29], which is a high-level verification tool for real-time systems modeled as timed automata and specifications given in TCTL. The reason we chose SGM as our verification tool was because the tool adopts a compositional approach (merging two TA in each iteration) and allows full flexibility for a user to choose which two TA to merge in each iteration. Further, it also has several state-space reduction techniques packaged as reusable high-level state-graph *manipulators*.

First, we experimented with how much efforts are saved through AGR, in terms of the number of modes and transitions, the CPU time, and the amount of memory space. We recorded both the maximum readings and the total sums. Then, we experimented with how AGR interacts with other state-space reduction techniques, such as *read-write, shield-clock,* and *bypass-internal-transition* [29]. Our experiment results are as tabulated in Tables 4 and 5, which was obtained from SGM running on a personal computer with Linux OS version 2.4.4, Pentium III 733 MHz, and 256 MBytes of RAM.

From Table 4, we observe that there are extremely large reductions in both the maximum and the total sizes of state-spaces when AGR is applied, compared to that without applying AGR. On applying AGR, the *maximum* 

	No. of Modes		No. of Trans.		Time (sec)		Memory (KB)	
	Max	Total	Max	Total	Max	Total	Max	Total
Without AGR	1,089	1,375	3,592	4,360	0.331	0.663	885	1,044
With AGR	54	132	159	335	0.008	0.017	32	78
With / Without %	4.96	9.6	4.43	7.68	2.42	2.56	3.7	7.45

Table 4: AGR Experiment Results for VPMS (without reduction)

Max: maximum size of all intermediate and global state-graphs, Total: sum of all state-graph sizes

Table 5: AGR Experiment Results for VPMIS (with reduction)								
	No. of Modes		No. of Trans.		Time (sec)		Memory (KB)	
	Max	Total	Max	Total	Max	Total	Max	Total
Without AGR	497	663	2,653	3,321	0.625	0.730	1,012	1,135
With AGR	37	92	143	274	0.013	0.032	29	70
With / Without %	7.44	13.88	5.39	8.25	2.08	4.38	2.83	6.14

Table 5: AGR Experiment Results for VPMS (with reduction)

number of modes (collections of states) is reduced to less than 5% of the original number of modes without AGR. The *maximum* number of transitions is also reduced to less than 5% of the original number of transitions without AGR. In terms of the *total* CPU time required for state-graph construction and verification, it is reduced to 2.56% of that without AGR. In terms of the *total* memory space required for state-graph construction and verification and verification, it is reduced to 7.45% of that without AGR.

In Table 5, we have recorded the reductions in state-space sizes when AGR is applied in combination with other reduction techniques such as *read-write reduction, shield-clock*, and *bypass-internal-transition*, which have been implemented as high-level manipulators in the SGM tool [29]. A very interesting observation we perceive from this experiment is that all state-space reduction techniques have a limited effect in reducing the state space sizes, compared to the extremely large reductions possible when AGR is applied. For an example, let us consider the *maximum number of modes* for VPMS: from Table 4, we see that it is originally 1,089 modes, on applying three state-space reduction techniques it is reduced to 497 modes (54% reduction), but if AGR is also applied, it is reduced to 37 modes (more than 96% reduction). This fact is also much more emphasized in the cases of the maximum number of transitions, the CPU time, and the memory space. Further, comparing the **With AGR** rows in the two Tables, we observe that though the numbers are smaller when state-space reduction techniques are applied along with AGR, yet the difference between them (with and without reduction techniques)

Reduction Sequence Used in SGM: (read-write, shield-clock, bypass-internal-transition)

is not significantly large. For example, the maximum number of modes when AGR is applied without other statespace reduction technique is 54, while that with state-space reduction technique is 37 (less than 32% reduction). Thus, the main reductions are performed by AGR rather than by the state-space reduction techniques. All the above observations further support our claim that AGR is an indispensable technique for state-space reduction and verifying complex systems.

# 6 Conclusion

With the rapid progress of computer and electronic technology, guaranteeing the correctness of systems is no more easier than actually designing the system. For example, the verification of a System-on-Chip accounts for as much as 70% of the total design time. We need practical automatic techniques that can handle such highly complex systems. The work presented on assume-guarantee reasoning (AGR) in this article is one step towards that goal. Besides giving an algorithm for incorporating AGR into tools, we proposed an automatic generation procedure for assumptions, guarantees, and time constraints in real-time embedded systems. We quantified the advantages of applying AGR as against that without AGR. Our experiments on a fairly complex system such as the *Vehicle Parking Management System* corroborates our claims of the benefits obtained from applying AGR to invariant checking. When AGR is applied the maximum number of modes is reduced to 5% of that without AGR. The total time and memory are approximately 2% and 7%. The experiments also show that AGR is much superior compared to other state-space reduction techniques. Future research directions include applying AGR to other larger applications and integrating AGR techniques with informal validation techniques such as simulation and testing.

# References

- M. Abadi and L. Lamport. Composing specifications. ACM Transactions on Programming Languages and Systems, 15(1):73–132, 1993.
- [2] M. Abadi and L. Lamport. Conjoining specifications. ACM Transactions on Programming Languages and Systems, 17(3):507–534, 1995.

- [3] R. Alur, L. de Alfaro, R. Grosu, T. A. Henzinger, M. Kang, R. Majumdar, F. Mang, C. M. Kirsch, and B. Y. Wang. MOCHA: A model checking tool that exploits design structure. In *Proceedings of the 23rd International Conference on Software Engineering (ICSE'01)*, pages 835–836, 2001.
- [4] R. Alur, L. de Alfaro, T. A. Henzinger, and F. Y. C. Mang. Automating modular verification. In Proceedings of the 10th International Conference on Concurrency Theory (CONCUR'99), Lecture Notes in Computer Science 1664, pages 82–97. Springer-Verlag, 1999.
- [5] R. Alur and D.L. Dill. A theory of timed automata. Theoretical Computer Science, 126:183 235, 1994.
- [6] R. Alur, R. Grosu, and B.-Y. Wang. Automated refinement checking for asynchronous processes. In Proceedings of the 3rd International Conference on Formal Methods for Computer-Aided Design (FM-CAD'00), 2000.
- [7] R. Alur and T. A. Henzinger. Local liveness for compositional modeling of fair reactive systems. In P. Wolper, editor, *Proceedings of the International Conference on Computer-Aided Verification (CAV'95), Lecture Notes in Computer Science 939*, pages 166–179. Springer-Verlag, 1995.
- [8] R. Alur and T. A. Henzinger. Reactive modules. In Proceedings of the 11th Annual Symposium of Logic in Computer Science (LICS'96), pages 207–218. IEEE CS Press, 1996.
- [9] R. Alur, T. A. Henzinger, F. Y. C. Mang, S. Qadeer, S. K. Rajamani, and S. Tasiran. MOCHA: Modularity in model checking. In *Proceedings of the International Conference on Computer-Aided Verification* (CAV'98), Lecture Notes in Computer Science 1427, pages 521–525, 1998.
- [10] A. T. Eiriksson. The formal design of 1M-gate ASICs. In G. Gopalakrishnan and P. Windley, editors, Proceedings of the International Conference on Formal Methods in Computer-Aided Design (FMCAD'98), Lecture Notes in Computer Science 1522, pages 49–63, 1998.
- [11] T. A. Henzinger, X. Liu, S. Qadeer, and S. K. Rajamani. Formal specification and verification of a dataflow processor array. In *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design* (ICCAD'99), pages 494–499, 1999.
- [12] T. A. Henzinger, S. Qadeer, and S. K. Rajamani. You assume, we guarantee. In Proceedings of the International Conference on Computer-Aided Verification (CAV'98), Lecture Notes in Computer Science 1427, pages 440–451. Springer-Verlag, 1998.
- [13] T. A. Henzinger, S. Qadeer, and S. K. Rajamani. Assume-guarantee refinement between different time scales. In N. Halbwachs and D. Peled, editors, *Proceedings of the International Conference on Computer-Aided Verification (CAV'99), Lecture Notes in Computer Science 1633*, pages 208–221. Springer-Verlag, 1999.
- [14] T. A. Henzinger, S. Qadeer, and S. K. Rajamani. Decomposing refinement proofs using assume-guarantee reasoning. In *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (IC-CAD'00)*, pages 245–252, 2000.
- [15] T. A. Henzinger, S. Qadeer, S. K. Rajamani, and S. Tasiran. An assume-guarantee rule for checking simulation. In G. Gopalakrishnan and P. Windley, editors, *Proceedings of the International Conference* on Formal Methods in Computer-Aided Design (FMCAD'98), Lecture Notes in Computer Science 1522, pages 421–432. Springer-Verlag, 1998.

- [16] T.A. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic model checking for real-time systems. In Proceedings of the IEEE International Conference on Logics in Computer Science (LICS'92), 1992.
- [17] P.-A. Hsiung. Embedded software verification in hardware-software codesign. Journal of Systems Architecture — the Euromicro Journal, 46(15):1435–1450, December 2000.
- [18] P.-A. Hsiung. Hardware-software timing coverification of concurrent embedded real-time systems. IEE Proceedings — Computers and Digital Techniques, 147(2):81–90, March 2000.
- [19] P.-A. Hsiung, S.-Y. Cheng, and T.-Y. Lee. Compositional verification of synchronous real-time embedded systems. In *Proc. of the 2002 VLSI Design/CAD Symposium (VLSI'02, Taitung, Taiwan)*, August 2002. (to appear).
- [20] P.-A. Hsiung and F. Wang. User-friendly verification. In Proceedings of the IFIP TC6/WG6.1 Joint International Conference on Formal Description Techniques For Distributed Systems and Communication Protocols & Protocol Specification, Testing, And Verification, (FORTE/PSTV '99), October 1999.
- [21] C. B. Jones. Tentative steps towards a development method for interfering programs. ACM Transactions on Programming Languages and Systems, 5(4):596–619, 1983.
- [22] T.-Y. Lee, P.-A. Hsiung, and S.-J. Chen. DESC: A hardware-software codesign methodology for distributed embedded systems. *IEICE Transactions on Information and Systems*, E84-D(3):326–339, March 2001.
- [23] T.-Y. Lee, P.-A. Hsiung, and S.-J. Chen. Hardware-software multi-level partitioning for distributed embedded multiprocessor systems. *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, E84-A(2):614–626, February 2001.
- [24] K. L. McMillan. Verification of an implementation of tomasulo's algorithm by compositional model checking. In A. Hu and M. Vardi, editors, *Proceedings of the International Conference on Computer-Aided Verification (CAV'98), Lecture Notes in Computer Science 1427*, pages 110–121. Springer-Verlag, 1998.
- [25] K. L. McMillan. Circular compositional reasoning about liveness. In L. Pierre and T. Kropf, editors, Proceedings of the International Conference on Correct Hardware Design and Verification (CHARME'99), Lecture Notes in Computer Science 1703, pages 342–345. Springer-Verlag, 1999.
- [26] J. Misra and K. M. Chandy. Proofs of networks of processes. *IEEE Transactions on Software Engineering*, 7(4):417–426, July 1981.
- [27] S. K. Roy, H. Iwashita, and T. Nakata. Formal verification based on assume and guarantee approach a case study. In *Proceedings of the Asia-Pacific Design Automation Conference (ASP-DAC'00)*, pages 77–80, 2000.
- [28] N. Shankar. Lazy compositional verification. Lecture Notes in Computer Science, 1536, 1997.
- [29] F. Wang and P.-A. Hsiung. Efficient and user-friendly verification. *IEEE Transactions on Computers*, 51(1):61 83, January 2002.
- [30] M. Zulkernine and R. E. Seviora. Assume-guarantee supervisor for concurrent systems. In Proceedings of the 15th International Parallel and Distributed Processing Symposium, pages 1552–1560, April 2001.