題名: A New Scheme to Reducing Data Stall with Data Prefectching Table and History Table
作者: Wang, Lung-Hsiung
Wang, Yen-Hsin
Tu, Jih-Fu
關鍵字: data prefetching
Data Prefetching Processor
DPP
pipeline architecture
SES
workbench
data stall
期刊名/會議名稱: 1998 ICS會議
摘要: Large scale programs have been developed that has more frequent data access from memory, thus insurring data hazard and data access latency. This often degrades CPU performance, and more seriously, the system may stall. This paper proposes a new scheme to solve the data dependence and to avoid the data hazard. Two tables are added into the DLX pipeline architecture: once is Data Prefetching Table (DPT),and the other is History Table(HT). The HT is used to process the instruction recognition for data dependency detection. If data dependency occurs, the system will immediately send a "reusing" signal to DPT,notiching DPT to deliver the deeded data to ALU. This eliminates the data access latency and expedites CPU. Based on this the Data Prefetching Processor(DPP), i.e.,the pipeline CPU with DPT and HT, is modeled and simulated using the SES/workbench object-oriented graphical modeling and simulation software. Performance comparison between the enhanced structure and traditional pipeline architecture is done to verify the suitability of our proposed scheme.
日期: 2006-10-18T08:11:42Z
分類:1998年 ICS 國際計算機會議

文件中的檔案:
檔案 描述 大小格式 
ce07ics001998000120.pdf445.87 kBAdobe PDF檢視/開啟


在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。