完整後設資料紀錄
DC 欄位語言
dc.contributor.authorShieh, Ruey-Pyng
dc.contributor.authorChen, Chang-JIU
dc.date.accessioned2009-08-23T04:39:50Z
dc.date.accessioned2020-05-25T06:26:48Z-
dc.date.available2009-08-23T04:39:50Z
dc.date.available2020-05-25T06:26:48Z-
dc.date.issued2006-10-18T08:46:40Z
dc.date.submitted1998-12-17
dc.identifier.urihttp://dspace.lib.fcu.edu.tw/handle/2377/1907-
dc.description.abstractThe gap between CPU and memory becomes larger and larger so that the performance of CPU may be degraded due to latency of memory. Therefore, it is very important to improve the performance of memory system. In this paper, we pay our attention on hardware prefetching.
dc.description.sponsorship成功大學,台南市
dc.format.extent7p.
dc.format.extent497341 bytes
dc.format.mimetypeapplication/pdf
dc.language.isozh_TW
dc.relation.ispartofseries1998 ICS會議
dc.subject.otherComputer Architecture
dc.titleThe Study and Improvement of Instruction and Data Prefetching
分類:1998年 ICS 國際計算機會議

文件中的檔案:
檔案 描述 大小格式 
ce07ics001998000025.pdf485.68 kBAdobe PDF檢視/開啟


在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。