題名: | Design of Modular Scalable HMM-based Continuous Speech Recognition / Convolutional Decoder IP |
作者: | Shiau, Yeu-Horng Jou, Jer-Min Wang, Tsung-Chih |
關鍵字: | Speech recognition HMM Convolutional code Viterbi algorithm Modular scalable IP design |
期刊名/會議名稱: | 2002 ICS會議 |
摘要: | This paper presented a design method of modular scalable HMM-based continuous speech recognition / convolutional decoder IP. This IP includes three major functions: (i) Hidden Markov Model based continuous speech recognition (ii) convolutional decoder of error control coding (iii) modular scalable IP design. Since the recognition kernel of HMM-based speech recognition system and the decoding kernel of convolutional coding system are similar, we integrate the two functions in one IP by working with same hardware modules. Besides, in order to satisfy the number of recognizable words requirement of most speech recognition applications, we develop the modular scalable IP architecture that one can increase the number of recognizable words by cascoding connection with speech recognition IPs and extension modules. |
日期: | 2006-10-23T15:33:40Z |
分類: | 2002年 ICS 國際計算機會議 |
文件中的檔案:
檔案 | 描述 | 大小 | 格式 | |
---|---|---|---|---|
ce07ics002002000270.PDF | 358.66 kB | Adobe PDF | 檢視/開啟 |
在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。