完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.author | Wang, Chien-Min | |
dc.contributor.author | Hou, Yo-Min | |
dc.contributor.author | Ku, Chiu-Yu | |
dc.date.accessioned | 2009-08-23T04:39:15Z | |
dc.date.accessioned | 2020-05-25T06:25:01Z | - |
dc.date.available | 2009-08-23T04:39:15Z | |
dc.date.available | 2020-05-25T06:25:01Z | - |
dc.date.issued | 2006-10-30T01:31:17Z | |
dc.date.submitted | 1996-12-19 | |
dc.identifier.uri | http://dspace.lib.fcu.edu.tw/handle/2377/2842 | - |
dc.description.abstract | In this paper, we address the problem of minimizing link contention of linear-constant communication on wormhole-routed k-ary n-cubes. Our research reveals that, for dimension ordered routing algorithms, the degree of link contention of a linear-constant communication can be quite large. To solve this problem, we propose a new approach called processor mapping. In our approach, processors are remapped according to the given communication(s) so that the new communication(s) can be efficiently realized on the k-ary n-cube network. It is proved that for any set of m linear-constant communications, m≦k-1, these exists a processor mapping such that the new communications have minimum link contention. Several computer simulations are conducted and the results clearly show the advantage of the proposed approach. | |
dc.description.sponsorship | 中山大學,高雄市 | |
dc.format.extent | 9p. | |
dc.format.extent | 795447 bytes | |
dc.format.mimetype | application/pdf | |
dc.language.iso | zh_TW | |
dc.relation.ispartofseries | 1996 ICS會議 | |
dc.subject.other | Microarchitecture and Parallelizing Compiler | |
dc.title | Optimal Processor Mapping for Linear-Constant Communication on k-ary n-cubes | |
分類: | 1996年 ICS 國際計算機會議 |
文件中的檔案:
檔案 | 描述 | 大小 | 格式 | |
---|---|---|---|---|
ce07ics001996000209.pdf | 776.8 kB | Adobe PDF | 檢視/開啟 |
在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。