完整後設資料紀錄
DC 欄位語言
dc.contributor.author王, 建延 Jr
dc.contributor.author詹, 景裕 Jr
dc.contributor.author周, 典慶 Jr
dc.contributor.author黃, 元欣 Jr
dc.date.accessioned2011-03-24T19:55:11Z
dc.date.accessioned2020-05-18T03:24:11Z-
dc.date.available2011-03-24T19:55:11Z
dc.date.available2020-05-18T03:24:11Z-
dc.date.issued2011-03-24T19:55:11Z
dc.date.submitted2009-11-27
dc.identifier.urihttp://dspace.lib.fcu.edu.tw/handle/2377/30068-
dc.description.abstractFloorplanning is an important phase in physical design of VLSI. In this paper, a new efficient heuristic algorithm is presented to handle soft modules: LS (L-Shaped packing) , which is inspired by the game, Tetris®. The LS algorithm generates a zero- deadspace floorplan for a set of soft modules with a very strict aspect ratio constraint. The soft modules are clustered into a zone side by side and placed the zone to the partial floorplan. While attempting to grow from lower-left to upper-right, all the zone are packed to the floorplan. The packing seems to be an iterative L-Shape packing for each pair of zones. The experimental results are base on the standard MCNC and GSRC benchmarks. The resules demonstrate that the proposed algorithm can obtain a significant improvement both in the area and runtime, All the experiments are carried out on an Intel® 2.6 GB machine with 1 GB memory. Particularly, our methodology provides greater improvement over the other approaches. The results of LS on all benchmarks obtain zerodeadspace floorplans, and were completed within 1 second, under a strict aspect ratio of modules such as [0.5, 2]. The area utilization of the proposed model shows the superiority for solution quality, scalability and robustness. Consequently, it is also suitable to handle large scale floorplanning problems.
dc.description.sponsorshipNational Taipei University,Taipei
dc.format.extent11p.
dc.relation.ispartofseriesNCS 2009
dc.subjectArea optimization
dc.subjectScalability
dc.subjectTetris®
dc.subjectZero deadspace
dc.subjectHeuristic approach
dc.subjectFloorplanning
dc.subject.otherWorkshop on Computer Architectures, Embedded Systems and VLSI/EDA
dc.titleZero-deadspace Floorplanning for Soft Modules
dc.title.alternative應用於可變模組之零閒置平面規劃
分類:2009年 NCS 全國計算機會議

文件中的檔案:
檔案 描述 大小格式 
CEV 1-2.pdf307.55 kBAdobe PDF檢視/開啟


在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。