完整後設資料紀錄
DC 欄位語言
dc.contributor.authorHsiao, Shen-Fu
dc.contributor.authorLiu, Chung-Yi
dc.contributor.authorChen, Jen-Yin
dc.date.accessioned2009-08-23T04:40:11Z
dc.date.accessioned2020-05-25T06:24:49Z-
dc.date.available2009-08-23T04:40:11Z
dc.date.available2020-05-25T06:24:49Z-
dc.date.issued2006-10-18T09:29:21Z
dc.date.submitted1998-12-17
dc.identifier.urihttp://dspace.lib.fcu.edu.tw/handle/2377/1910-
dc.description.abstractA new high-speed redundant CORDIC processor is designed and implemented based on the double rotation method, which truns out to be the two-dimenssional(2-D) Householder CORDIC, a special case of the generalized Householder CORDIC in the 2-D Euclidean vector space. The new processor has the advantages of regular structure and high throughput rate. The pipelined structure with rediz-2 signed-digit(SD) redundant arithmetic is adopted to reduce the carrypropagation delay of the adders while the digit-serial structure alleviates the burden of the hardware cost and I/O requirement. Compared to previously proposed designs, the new CORDIC processor preserves the constant scaling factor, an important merit of the original CORDIC, and thus does not require any complicated division or square-toot operations for variable scaling factor calculation. Practical VLSI chip implementation of the fired-point redundant CORDIC processor using 0.6um standard cell library is given including detailed numerical error analysis.
dc.description.sponsorship成功大學,台南市
dc.format.extent8p.
dc.format.extent417565 bytes
dc.format.mimetypeapplication/pdf
dc.language.isozh_TW
dc.relation.ispartofseries1998 ICS會議
dc.subject.otherComputer Architecture
dc.titleDesign, Implementation and Error Analysis of Redundant CORDIC Processors for Fast Vector Rotation and Trigonometric Function Evaluation
分類:1998年 ICS 國際計算機會議

文件中的檔案:
檔案 描述 大小格式 
ce07ics001998000128.pdf661.73 kBAdobe PDF檢視/開啟


在 DSpace 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。